W.O. Cesrio*, Z. Sugar**, I. Moussa** and A.A. Jerraya* (*) TIMA Laboratory,...  Home/Search
Context
Related
| tima.imag.fr/sls/documen...Isss_woc.pdf Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: tima.imag.fr/sl...ublications_sls (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper analyzes the reasons why behavioral synthesis was never widely accepted by designers, and then we propose a practical solution to this problem. The main breakthrough of this new approach is the redefinition of the synthesis flow at the behavioral level to better profit from the powerful of RTL and FSM synthesis tools. The effectiveness of this new methodology is illustrated with two large design examples: a 2-million-transistor ATM shaper design and a motion estimator for a video... (Update)
Active bibliography (related documents): More All
0.5: Combined Control Flow Dominated and Data Flow.. - Berrebi, Kission, .. (1996) (Correct)
0.3: Behavioral VHDL Styles and High-Level Synthesis for IPs - Savaton, CASSEAU, MARTIN (2000) (Correct)
0.3: IP Based Design 2000 - December 14-15, 2000 1 - Ce Mb Er (Correct)
Similar documents based on text: More All
0.4: Overlap and frontiers between behavioral and RTL synthesis - Cesrio, Sugar, Suescun.. (Correct)
0.4: Multilanguage Design Of Heterogeneous Systems - Coste, Hessel, LE MARREC.. (1999) (Correct)
0.4: Global Modeling and Simulation of System-on-Chip.. - JUNEIDI, TORKI, Sergio (Correct)
BibTeX entry: (Update)
@misc{ moussa-efficient,
author = "Cesrio Sugar Moussa",
title = "Efficient Integration of Behavioral Synthesis within Existing Design Flows",
url = "citeseer.ist.psu.edu/700783.html" }
Citations (may not include all citations):217 High-Level Synthesis: Introduction to Chip and System Design (context) - Gajski - 1992
96 Parallel Sequencing and Assembly Line Problems (context) - Hu - 1961
44 A Survey of High-Level Synthesis Systems (context) - Walker, Camposano - 1991
26 Reuse Methodology Manual for System-On-A-Chip Designs (context) - Keating, Bricaud - 1998
9 Traffic management specification v (context) - Forum, Committee - 1996
7 Behavioral Network Graph: Unifying the Domains of High-Level.. (context) - Bergamaschi - 1999
4 A Methodology for Guided Behavioral-Level Optimization - Guerra, Potkonjak et al. - 1998
4 Reconfigurable Computing: What, Why, and Implications for De.. (context) - DeHon, Wawrzynek - 1999
3 Comparing RTL and Behavioral Design Methodologies in the Cas.. - Moussa - 1999
2 Introduction to Motion picture Coding and the CCITT Algorith.. (context) - Wise - 1989
1 Automatic Exploration of the Design Space for register Trans.. (context) - Barbacci - 1973
1 The MIMOLA Design System: Detailed Description of the Softwa.. (context) - Marwedel - 1979
1 and Blackburn: Algorithmic and Register Transfer Level Synth.. (context) - Lagnese, Nestor - 1990
1 Behavioral Synthesis and Component Reuse with Kluwer Academi.. (context) - Jerraya, Ding et al. - 1997
1 Matisse: An Architectural Design Tool for Commodity ICs (context) - Kkakar - 1998
1 Scheduling of Behaviorial VHDL by Retiming Techniques (context) - Wehn - 1994
1 DLS: A scheduling algorithm for highlevel synthesis in VHDL (context) - O'Brien - 1993
Documents on the same site (http://tima.imag.fr/sls/publications_sls.html): More
Comparing RTL and Behavioral Design Methodologies.. - Moussa, Sugar.. (1999) (Correct)
Transformational Partitioning for Co-Design of.. - Marchioro, Daveau.. (1997) (Correct)
VHDL generation from SDL specifications - Daveau, Marchioro, Valderrama.. (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC