See this document in CiteSeerX!

Unifying Memory and Processor Wrapper Architecture  (Make Corrections)  
in Multiprocessor SoC Design Frid Gharsalli Damien Lyonnard Samy Meftali...



  Home/Search   Context   Related

 
View or download:
tima.imag.fr/sls/document...ISSS_02.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  tima.imag.fr/sl...ublications_sls (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with the concept of wrapper. Wrappers allow automatic adaptation of physical interfaces to a communication network. We also give a generic architecture to produce these wrappers, either for processors or for other specific components such as memory IP. This approach has successfully been applied on a low-level image... (Update)

Similar documents (at the sentence level):
9.3%:   Automatic Generation of Embedded Memory Wrapper for.. - Gharsalli, Meftali.. (2002)   (Correct)

Active bibliography (related documents):   More   All
0.4:   A Generic Wrapper Architecture for Multi-Processor SoC.. - In Communication.. (2001)   (Correct)
0.3:   Embedded Memory Wrapper Generation - For Multiprocessor Soc   (Correct)
0.3:   Mixed-Level Cosimulation for Fine Gradual Refinement of .. - Gabriela Nicolescu.. (2001)   (Correct)

Similar documents based on text:   More   All
0.7:   An Optimal Memory Allocation for.. - Meftali.. (2001)   (Correct)
0.4:   Application-Specific Multiprocessor . . . - Jerraya, Baghdadi, Cesario..   (Correct)
0.4:   An Efficient Architecture Model for Systematic.. - Baghdadi.. (2001)   (Correct)

BibTeX entry:   (Update)

@misc{ soc-unifying,
  author = "In Multiprocessor Soc",
  title = "Unifying Memory and Processor Wrapper Architecture",
  url = "citeseer.ist.psu.edu/698187.html" }
Citations (may not include all citations):
85   Kluwer Academic Publisher (context) - Gajski, Zhu et al. - 2000
73   Interface- Based Design (context) - Rowson, Sangiovanni-Vincentelli - 1997
72   Computer Organization and Design-The Hardware/Software Inter.. (context) - Patterson, Hennessey
58   Parallel Computer Architecture (context) - Culler, Singh - 1999
30   Constructing Application-Specific Heterogenous Embedded Arch.. - Vercautern, lin et al. - 1996
27   COSY Communication IP's - Brunel, Kruijtzer et al. - 2000
21   Automatic Generation of Application-Specific Architectures f.. (context) - Lyonnard, Yoo et al. - 2001
20   Standards for System-Level design: Practical Reality or Solu.. (context) - Lennard, Schaumont et al. - 2000
13   Scalable and Flexible Cosimulation of SoC Designs with Heter.. - Gerin, Yoo et al. - 2001
12   Methodology for Hardware/Software Co-verification in C/C (context) - Smira, Ghosh - 2000
10   A Generic Wrapper Architecture for Multi-Processor SoC Cosim.. - Yoo, Nicolescu et al. - 2001
7   Automatic Generation of Embedded Memory Wrapper for Multipro.. - Gharsalli, Meftali et al. - 2002
7   An approach to System-Level Bus Architecture validation and .. (context) - Takemura - 2000
4   Synthesis of Pipelined Memory Access Controllers for Streame.. - Park, Diniz - 2001
http://www.systemc.org/
http://www.pixelphysics.com
http://www.palmchip.com

Documents on the same site (http://tima.imag.fr/sls/publications_sls.html):   More
Comparing RTL and Behavioral Design Methodologies.. - Moussa, Sugar.. (1999)   (Correct)
Transformational Partitioning for Co-Design of.. - Marchioro, Daveau.. (1997)   (Correct)
VHDL generation from SDL specifications - Daveau, Marchioro, Valderrama.. (1996)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC