TRENDS IN COMPILABLE DSP ARCHITECTURE
Download:
by John Glossner, Jaime Moreno, Mayan Moudgill, Jeff Derby, Erdem Hokenek, David Meltzer, Uzi Shvadron, Malcolm Ware
http://ce.et.tudelft.nl/MOLEN/publications/2000/SIPS2000.pdf
Add To MetaCart
Abstract:
Abstract- We review the evolution of DSP architectures and compiler technology, and describe how compiler techniques are being used to optimize emerging DSP architectures. Such new architectures are characterized by the exploitation of data and instruction level parallelism while being an amenable target for a compiler, thereby reducing or eliminating the need to rely on assembly language programming and/or architecture-specific compiler intrinsics to achieve highly efficient code. We also summarize our research results on an ultra-low power compilable DSP architecture.
Citations
| 24 | DSP processors hit the mainstream – Eyre, Bier - 1998 |
| 12 | An Overview of Broad-Band Access Technologies – Gagnaire - 1997 |
| 5 | Carmel Enables Customizable DSP – Eyre, Bier - 1998 |
| 4 | A Machine Organization and Architecture for Highly Parallel, Scalable, Single Chip DSPs – Pechanek, Glossner, et al. - 1995 |
| 3 | TMS320C54x DSP Reference Set. Volume 1 – Instruments - 1998 |
| 2 | A New Generation of DSP – Ackland, D’Arcy - 1999 |
| 2 | Guide to DSP – BDTI - 1999 |
| 2 | DSP16xxx Targets Communications Apps”, Microprocessor Report, Volume 11, Number 12 – Bier - 1997 |
| 1 | DSP Processor Fundamentals – al - 1997 |
| 1 | TI Cores Accelerate DSP Arms Race", Microprocessor Report – Halfhill - 2000 |
