See this document in CiteSeerX!

A Multi-Dimensional Study on Parallel Switch-Level Circuit Simulation  (Make Corrections)  
Yu-an Chen



  Home/Search   Context   Related

 
View or download:
ucla.edu/papers/files/the...yuanPhD.PS
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ucla.edu/papers/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: ian Sporrer and Herbert Bauer. "Corolla Partitioning for Distributed Logic Simulation of VLSI-Circuits." In Proceedings of the 7th Workshop on Parallel and Distributed Simulation, pp. 85--92, San Diego, CA, May 1993. [Sou88] Larry Soule and Tom Blank. "Parallel Logic Simulation on General Purpose Machines." In Proceedings of the 25 th ACM/IEEE Design Automation Conference, 1988. [Sou92a] Larry Soule and Anoop Gupta. "An Evaluation of the Chandy-MisraBryant Algorithm for Digital Logic... (Update)

Similar documents (at the sentence level):
12.1%:   Parallel Switch-Level Simulation of VLSI Circuits - Chen, Jha, Bagrodia (1995)   (Correct)

Active bibliography (related documents):   More   All
1.1:   A Multidimensional Study on Parallel Switch-Level Circuit.. - Yu-An Chen   (Correct)
0.8:   Shared Memory Implementation of A Parallel Switch-Level.. - Chen, Bagrodia (1998)   (Correct)
0.7:   A Multidimensional Study on the Feasibility of Parallel.. - Yu-An Chen (1997)   (Correct)

Similar documents based on text:   More   All
0.1:   Myrinet - A Gigabit-per-Second Local-Area Network - Boden, Cohen, Felderman.. (1995)   (Correct)
0.1:   Reduction Operations in Parallel Discrete Event Simulations - Pancerella (1994)   (Correct)
0.1:   The Design of the Caltech Mosaic C Multicomputer - Charles Seitz (1993)   (Correct)

BibTeX entry:   (Update)

@techreport{ bagrodia97multidimensional,
    author = "Yu-an Chen Rajive Bagrodia",
    title = "A {MULTIDIMENSIONAL} {STUDY} {ON} {PARALLEL} {SWITCH}-{LEVEL} {CIRCUIT} {SIMULATION}",
    number = "970042",
    month = "18,",
    pages = "35",
    year = "1997",
    url = "citeseer.ist.psu.edu/687349.html" }
Citations (may not include all citations):
70   Maisie: A Language for design of Efficient Discrete-Event Si.. - Bagrodia, Liao - 1994
51   The Conditional Event Approach to Distributed Simulation (context) - Chandy, Sherman - 1989
30   Space-Time and Simulation (context) - Chandy, Sherman - 1989
22   Parallel Logic Simulation of VLSI Systems (context) - Bailey, Jack et al. - 1994
19   State Skipping Performance with the Time Warp Operating Syst.. (context) - Bellenot - 1992
11   An Empirical Study of On-Chip Parallelism (context) - Bailey, Snyder - 1988
5   Taking Advantage of Optimal On-Chip Parallelism for Parallel.. (context) - Briner, Ellis et al. - 1988
5   Parallel Mixed-Level Simulation of Digital Circuits Using Vi.. (context) - Briner - 1990
5   Parallel Simulation of Digital Circuits (context) - Arnold - 1985
3   A Multidimensional Study on the Feasibility of Parallel Swit.. (context) - Chen, Jha et al. - 1997

Documents on the same site (http://pcl.cs.ucla.edu/papers/):   More
Performance Prediction of Large Parallel Applications.. - Bagrodia, Deelman.. (1999)   (Correct)
Path Lookahead: a Data Flow View of PDES Models - Meyer, Bagrodia (1999)   (Correct)
Position Paper on Validation of Network simulation models - Bagrodia, Takai (1999)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC