SUBJECT: Modelling a Real Architecture with Archer Architecture Models
Abstract:
ABSTRACT: In this report we show how the Symbolic Program approach can be used to efficiently and accurately analyse the performance of a datadependent application executing on a multi-processor architecture. The candidate data-dependent application is the JPEG decoding network, and the candidate architecture is the space-Cake- Wasabi multiprocessor. Final results are available for the 'All-in-Hardware ' case, while the 'All-in-Software ' case is still in progress, so only preliminary information will be provided here.
Citations
| 651 | The JPEG Still Picture Compression Standard – Wallace - 1996 |
| 32 | Transaction level modeling: an overview – Cai, Gajski - 2003 |
| 27 | Transaction level modeling of SoC with SystemC – Pasricha - 2002 |
| 19 | Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study – Kock - 2002 |
| 14 | Task-level timing models for guaranteed performance in multiprocessor networks-on-chip – Poplavko, Basten, et al. - 2003 |
| 14 | A Methodology for Architecture Exploration of – Lieverse - 1999 |
| 2 | Adaptive beamforming system for radio-frequency interference rejection – Gorris, Hampson - 1999 |
| 2 | Coherent memory network for Wasabi, Novemer 14 – DRAFT - 2003 |
| 2 | Homogeneous Multiprocessing and the – Stravers, Hoogerbugge - 2001 |
| 1 | Mapping Specification-level primitives to IP-primitives: A Case Study – Zivkovic, Deprettere, et al. - 2003 |
| 1 | Report5: Architecture Model Implementation: Features & Usage – Zivkovic - 2003 |

