Jan Gray  Home/Search
Context Related
| fpgacpu.org/xsoc/....cgr0040paper.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: fpgacpu.org/xsoc/../log/dec00 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents the complete design of a simple FPGA RISC processor core and system-on-a-chip in synthesizable Verilog. It defines a RISC instruction set architecture and then describes how to implement every part of the processor. Next, an interrupt facility is added. The second half of the paper describes the design and implementation of the system-on-a-chip -- on-chip RAM, peripheral bus, and peripherals. Throughout, FPGA-specific issues and optimizations are cited. The paper concludes... (Update)
Context of citations to this paper: More
.... to note that we are not the first group to place a processor on an FPGA: companies such as Xilinx [6] Altera [7] 8] and Gray Research [9] have all succeeded in doing so. Their work, however, has been aimed at obtaining high performance processors or efficient mapping...
Cited by: More
Harnessing FPGAs for Computer Architecture Education - Mark Holland James (2002) (Correct)
Active bibliography (related documents): More All
1.5: Hands-on Computer Architecture - Teaching Processor and Integrated .. - Gray (2000) (Correct)
0.1: Automated Design of Finite State Machine Predictors for.. - Sherwood, Calder (2001) (Correct)
0.1: Balancing Design Options with Sherpa - Sherwood, Oskin, Calder (2004) (Correct)
Similar documents based on text: More All
0.1: Building a RISC System in an FPGA - Part 2: Pipline and Control.. - Gray (2000) (Correct)
0.1: Bellevue Smart Traveler: Design, - Demonstration And Assessment (Correct)
0.0: Regulation of Persistent Activity by Background Inhibition . . . - Fellous (2003) (Correct)
Related documents from co-citation: More All
2: The Programmable Logic Data Book (context) - Inc - 1995
2: ARM-Based Embedded Processor Device Overview: Datasheet (context) - Corporation - 2001
2: Computer Organization and Design: The Hardware Software Interface (context) - Patterson, Hennessy - 1994
BibTeX entry: (Update)
Gray, J., "Designing a Simple FPGA-Optimized RISC CPU and System-on-a-Chip", 2000. http://citeseer.ist.psu.edu/article/gray00designing.html More
@misc{ gray00designing,
author = "J. Gray",
title = "Designing a Simple FPGA-Optimized RISC CPU and System-on-a-Chip",
text = "Gray, J., Designing a Simple FPGA-Optimized RISC CPU and System-on-a-Chip,
2000.",
year = "2000",
url = "citeseer.ist.psu.edu/article/gray00designing.html" }
Citations (may not include all citations):98 Compiler: Design and Implementation (context) - Fraser, Hanson et al. - 1995
7 FPGA Processor Cores Get Serious (context) - Snyder - 2000
2 The Myriad Uses of Block RAM (context) - Gray - 1998
2 Building a RISC System in an FPGA: Part 1: Tools, Instructio.. (context) - Gray - 2000
2 The XSOC Project Kit (context) - Gray - 2000
1 data sheet (context) - -Bit, Processor - 2000
1 XAPP213: 8-Bit Microcontroller for Virtex Devices (context) - Chapman - 2000
www.fpgacpu.org/
www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp?title=Spartan-II
www.fpgacpu.org/xsoc/xr16.html
www.gnu.org/software/gcc/
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC