Ip Interface Monitors Marcio T. Oliveira B.S., Federal University of Minas...  Home/Search
Context
Related
| cs.ubc.ca/spider/a...iramarciomsc.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cs.ubc.ca/spider/ajh/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attack this problem, several researchers have proposed monitor-based methodologies, which offer many benefits. This thesis presents a novel, high-level specification style for these monitors, along with a linear-size, linear-time translation algorithm into monitor circuits. The specification style naturally fits the... (Update)
Similar documents (at the sentence level):
24.8%: High-Level Specification and Automatic Generation of IP.. - Oliveira, Hu (2002) (Correct)
Active bibliography (related documents): More All
0.5: Standards for System-Level Design: Practical - Reality Or Solution (2000) (Correct)
0.3: Grammar-based Specifications of Datapath for SoC Design and.. - Öberg (Correct)
0.3: ProGram: A Grammar-Based Method for Specification and Hardware.. - Öberg (1999) (Correct)
Similar documents based on text: More All
0.2: A Model For Alarm Correlation in Telecommunications Networks - Meira (1997) (Correct)
0.2: Empiricism and Stochastics in Cellular Automaton - Modeling Of Urban (Correct)
0.2: Mining Frequent Itemsets in Evolving Databases - Veloso, Jr., Pôssas.. (2002) (Correct)
BibTeX entry: (Update)
@misc{ monitors-highlevel,
author = "Ip Interface Monitors",
title = "High-Level Specification and Automatic Generation of",
url = "citeseer.ist.psu.edu/684827.html" }
Citations (may not include all citations):539 The temporal logic of programs (context) - Pnueli - 1977
397 Design and synthesis of synchronization skeletons using bran.. (context) - Clarke, Emerson - 1981
24 Monitor-based formal specification of PCI - Shimizu, Dill et al. - 2000
21 The temporal logic Sugar - Beer, Ben-David et al. - 2001
13 Design constraints in symbolic model checking (context) - Kaufmann, Martin et al. - 1998
13 Modeling design constraints and biasing in simulation using .. - Yuan, Shultz et al. - 1999
11 Recognizing regular expressions by means of dataflow network.. - Raymond - 1996
8 Synthesis from production-based specifications (context) - Seawright, Brewer - 1992
6 AMBA Specification (context) - Limited - 1999
6 A specification methodology by a collection of compact prope.. - Shimizu, Dill et al. - 2001
5 High-level symbolic construction techniques for high perform.. (context) - Seawright, Brewer - 1993
4 Principles of Verifiable RTL Design: A Functional Coding Sty.. (context) - Bening, Foster - 2001
4 Open Core Protocol Specification (context) - Incorporated
2 OwL: An interface description language for IP reuse (context) - Suzuki, Ara et al. - 1999
1 Fujitsu Laboratories Limited (context) - Limited - 2003
1 Component Wrapper Language User's Guide (context) - Limited, Limited et al. - 2002
1 OpenVera Language Reference Manual: Assertions (context) - Incorporated - 2003
1 Compositional verification ATM switch module using interface.. (context) - Cerny, of et al. - 2000
www.accellera.org
Documents on the same site (http://www.cs.ubc.ca/spider/ajh/): More
Cv - Hu (Correct)
Formal Verification of the HAL S1 System Cache Coherence.. - Hu, Fujita, Wilson (1997) (Correct)
Reducing BDD Size by Exploiting Functional Dependencies - Hu, Dill (1993) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC