See this document in CiteSeerX!

Interconnect Planning with Local Area Constrained Retiming (2003)  (Make Corrections)  
Ruibing Lu and Cheng-Kok Koh School of Electrical and Computer Engineering...



  Home/Search   Context   Related

Links:   ACM   DBLP

 
View or download:
sigda.org/Archives/Proceedi...05f_2.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  sigda.org/Archives/Proc...datetoc (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: We present a framework that considers global routing, repeater insertion, and flip-flop relocation for early interconnect planning. We formulate the interconnect retiming and flip-flop placement problem as a local area constrained retiming problem and solve it as a series of weighted minimum area retiming problems. Our method for early interconnect planning can reduce and even avoid design iterations between physical planning and high level designs. Experimental results show that our method can ... (Update)

Active bibliography (related documents):   More   All
1.3:   Flip-Flop and Repeater Insertion for Early Interconnect.. - Lu, Zhong, Koh, Chao (2002)   (Correct)
0.3:   Congestion Estimation with Buffer Planning in Floorplan Design - Sham, Wong, Young (2002)   (Correct)
0.3:   Buffer Block Planning for Interconnect Planning and Prediction - Cong, Kong, Pan (2001)   (Correct)

Similar documents based on text:   More   All
0.1:   Routability-Driven Repeater Block Planning for.. - Sarkar, Sundararaman.. (2000)   (Correct)
0.1:   Frequency Domain Analysis of Switching Noise on Power Supply.. - Zhao, Roy, Koh (2000)   (Correct)
0.1:   Decoupling Capacitance Allocation for Power Supply Noise.. - Zhao, Roy, Koh (2001)   (Correct)

BibTeX entry:   (Update)

@misc{ and-interconnect,
  author = "Ruibing Lu And",
  title = "Interconnect Planning with Local Area Constrained Retiming",
  url = "citeseer.ist.psu.edu/676912.html" }
Citations (may not include all citations):
207   Retiming synchronous circuitry (context) - Leiserson, Saxe - 1991  DBLP
76   Will physical scalability sabotage performance gains - Matzke - 1997
33   Buffer block planning for interconnect-driven floorplanning - Cong, Kong et al. - 1999  ACM   DBLP
22   Efficient implementation of retiming - Shenoy, Rudell - 1994  ACM
22   New algorithms for the rectilinear Steiner tree problem (context) - Ho, Vijayan et al. - 1990
15   Routability-driven repeater block planning for interconnect-.. - Sarkar, Koh - 2000  ACM   DBLP
13   Provably good global buffering using an available buffer blo.. - Dragan, Kahng et al. - 2000  ACM   DBLP
11   An improved algorithm for minimum-area retiming - Maheshwari, Sapatnekar - 1997  ACM   DBLP
9   A practical methodology for early buffer and wire resource a.. (context) - Alpert, Hu et al. - 2001  ACM   DBLP
3   Flip-flop and repeater insertion for early interconnect plan.. - Lu, Zhong et al. - 2002  ACM   DBLP
3   Integration of retiming with architectural floorplanning - Tabara, Tabbara et al. - 2000  ACM   DBLP
3   Repeater block planning under simultaneous delay and transit.. - Sarkar, Koh - 2001  ACM   DBLP
2   Performance planning (context) - Otten, Brayton - 2000  ACM   DBLP
1   Interconnect tuning strategies for global interconnects in h.. (context) - Dragan, Muddu et al. - 1998

Documents on the same site (http://www.sigda.org/Archives/ProceedingArchives/Date/papers/2003/date03/htmfiles/sun_sgi/frames/datetoc.htm):   More
A Circuit SAT Solver with Signal Correlation Guided Learning - Lu, Wang, Cheng, Huang (2003)   (Correct)
Exact High Level WCET Analysis of Synchronous Programs by.. - Logothetis, Schneider (2003)   (Correct)
SAT-Based Techniques in System Synthesis - Haubelt, Teich, Feldmann, Monien (2003)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC