(Enter summary)
Abstract: Reusing data in cache is critical to achieving high performance
on modern machines because it reduces the impact
of the latency and bandwidth limitations of direct memory
access. To date, most studies of software memory hierarchy
management have focused on the latency problem.
However, today's machines are increasingly limited by insufficient
memory bandwidth---on these machines, latencyoriented
techniques are inadequate because they do not
seek to minimize the total memory traffic over the... (Update)
Cited by: More
Software Methods to Improve Data Locality and Cache Behavior - Beyls (2004)
(Correct)
Generalized Data Transformations for Enhancing Cache Behavior - De La Luz (2003)
(Correct)
Improving Effective Bandwidth through Compiler Enhancement of.. - Ding, Kennedy
(Correct)
Active bibliography (related documents): More All
0.5: Effectively Sharing a Cache Among Threads - Guy Blelloch Carnegie
(Correct)
0.3: Scientific Computing Research Environments for the.. - Heinkenschloss.. (2001)
(Correct)
0.3: Energy-Efficient Processor Design Using Multiple.. - Semeraro.. (2002)
(Correct)
Similar documents based on text: More All
0.3: Improving Effective Bandwidth through Compiler Enhancement of.. - Ding (2000)
(Correct)
0.2: Inter-array Data Regrouping - Ding, Kennedy (1999)
(Correct)
0.2: Bandwidth-Based Performance Tuning and Prediction - Ding, Kennedy (1999)
(Correct)
Related documents from co-citation: More All
8: Analytical computation of Ehrhart polynomials and its applications in compile-ti..
- Seghir, Verdoolaege et al. - 2004
8: Improving cache performance in dynamic applications through data and computation..
- Ding, Kennedy - 1999
8: Parametric Analysis of Polyhedral Iteration Spaces
- Ph - 1996
BibTeX entry: (Update)
C. Ding. Improving effective bandwidth through compiler enhancement of global and dynamic cache reuse. Dissertation in preparation, Rice University. http://citeseer.ist.psu.edu/673896.html More
@techreport{ ding00improving,
author = "Chen Ding",
title = "Improving Effective Bandwidth through Compiler Enhancement of Global and Dynamic Cache Reuse",
number = "TR00-352",
month = "21,",
pages = "124",
year = "2000",
url = "citeseer.ist.psu.edu/673896.html" }
Citations (may not include all citations):
283
Optimizing Supercompilers for Supercomputers (context) - Wolfe - 1982
164
A practical algorithm for exact array dependence analysis (context) - Pugh - 1992
137
Compiler optimizations for improving data locality
- Carr, Kinley et al. - 1994
110
Memory bandwidth limitations of future microprocessors
- Burger, Goodman et al. - 1996
107
Software Methods for Improvement of Cache Performance (context) - Porterfield - 1989
88
Data-centric multilevel blocking
- Kodukula, Ahmed et al. - 1997
54
Automatic decomposition of scientific programs for parallel .. (context) - Allen, Callahan et al. - 1987
44
A Global Approach to Detection of Parallelism (context) - Callahan - 1987
37
Using Integer Sets for Data-Parallel Program Analysis and Op..
- Adve, Mellor-Crummey - 1998
37
Collective loop fusion for array contraction
- Gao, Olsen et al. - 1992
27
Vector register allocation (context) - Allen, Kennedy - 1992
24
Typed fusion with applications to parallel and sequential co..
- Kennedy, Kinley - 1993
22
IEEE Transactions on Parallel and Distributed Systems (context) - Manjikian, Abdelrahman et al. - 1997
21
Iteration space slicing for locality (context) - Pugh, Rosser - 1999
19
Quantifying loop nest locality using SPEC'95 and the perfect..
- McKinley, Temam - 1999
17
Memory bandwidth bottleneck and its amelioration by a compil..
- Ding, Kennedy - 2000
14
Improving Effective Bandwidth through Compiler Enhancement o..
- Ding - 2000
13
Inter-array data regrouping
- Ding, Kennedy - 1999
11
Transforming loops to recursion for multi-level memory hiera..
- Yi, Adve et al. - 2000
8
Fast greedy weighted fusion (context) - Kennedy - 2000
3
Technical Report UR-CS-TR (context) - Ding, Zhong et al. - 2001
2
A study of replacment algorithms for a virtualstorage comput.. (context) - Belady - 1966
1
Advanced Compilation for High Performance Computers (context) - Allen, Kennedy - 2000
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.rochester.edu/~cding/Documents/Publications/): More
Instruction Balance, Energy Consumption and Program Performance - Li, Ding (2001)
(Correct)
Improving Effective Bandwidth through Compiler Enhancement of.. - Ding (2000)
(Correct)
Modulo Scheduling with Cache Reuse Information - Ding, Carr, Sweany (1997)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC