Modeling and Optimization of VLSI Interconnects

See this document in CiteSeerX!

Modeling and Optimization of VLSI Interconnects (1999) (Make Corrections) (1 citation)
Lei HeLecture Notes in Computer Science

Home/Search Context Related

View or download:
ucla.edu/pub/diss2.ps
Cached: PS.gz PS PDF Image Update Help

From: ucla.edu/pub/ (more)
(Enter author homepages)

Rate this article:

(best)
Comment on this article

(Enter summary)
Abstract: of the Dissertation University of California, Los Angeles, 1999 Professor Jason Cong, Chair As very large scale integrated (VLSI) circuits move into the era of deepsubmicron (DSM) technology and gigahertz frequency, the system performance has increasingly become dominated by the interconnect delay. This dissertation presents five related research topics on interconnect layout optimization, and interconnect extraction and modeling: the multi-source wire sizing (MSWS) problem, the... (Update)

Context of citations to this paper: More

.... table, EFP stands for the effective fringing property based algorithm in [22] STIS for the extended local refinement based algorithm in [37, 36], and GISS for our bound refinement based algorithm as in Section 4, respectively, for computing lower and upper bounds, then...

Cited by: More
Interconnect Sizing and Spacing with Consideration of.. - Cong, He, Koh, Zhigang (2001) (Correct)

Similar documents (at the sentence level): More
26.5%: Modeling and Optimization of VLSI Interconnects - He (1999) (Correct)
16.7%: Performance Optimization of VLSI Interconnect Layout - Cong, He, Koh, Madden (1996) (Correct)
14.9%: Performance optimization of VLSI interconnect layout - Cong, He, al. (1996) (Correct)

Active bibliography (related documents): More All
1.1: An Interconnect-Centric Design Flow for Nanometer Technologies - Cong (1999) (Correct)
1.1: An Efficient Technique for Device and Interconnect Optimization.. - Cong, He (1997) (Correct)
1.0: Interconnect Performance Estimation Models for Design Planning - Cong, Pan (2001) (Correct)

Similar documents based on text: More All
0.0: A Novel Dimension Reduction Technique for 3D Capacitance.. - Hong, Sun, Dai (Correct)
0.0: Over-Subscription in Planning: a Partial Satisfaction.. - van den Briel.. (2004) (Correct)
0.0: Generalized FDTD-ADI: An Unconditionally Stable.. - Chen, Lee, Murugesan, .. (2000) (Correct)

Related documents from co-citation: More All
2: Global interconnect sizing and spacing with consideration of coupling capacitanc.. - Cong, He et al. - 1997
2: Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1993

BibTeX entry: (Update)

L. He, Modeling and Optimization of VLSI Interconnects. PhD thesis, University of California, Los Angeles, 1999. http://citeseer.ist.psu.edu/article/he99modeling.html More

@article{ he99modeling,
    author = "Yong He and Ishfaq Ahmad and Ming L. Liou",
    title = "Modeling and Scheduling for {MPEG}-4 Based Video Encoder Using a Cluster of Workstations",
    journal = "Lecture Notes in Computer Science",
    volume = "1557",
    pages = "306--316",
    year = "1999",
    url = "citeseer.ist.psu.edu/article/he99modeling.html" }

Citations (may not include all citations):
221 Introduction to VLSI Systems (context) - Mead, Conway - 1993
179 and Packaging for VLSI (context) - Bakoglu, Interconnections - 1990
173 The transient response of damped linear networks with partic.. (context) - Elmore - 1948
170 National Technology Roadmap for Semiconductors (context) - Association - 1994
135 Asymptotic waveform evaluation for timing analysis (context) - Pillage, Rohrer - 1990
95 Signal delay in RC tree networks (context) - Rubinstein, Penfield et al. - 1983
78 Performance-driven interconnect design based on distributed .. - Cong, Leung et al. - 1993
75 Performance optimization of VLSI interconnect layout - Cong, He et al. - 1996
71 A new class of iterative Steiner tree heuristics with good p.. (context) - Kahng, Robins - 1992
70 Optimal wire sizing and buffer insertion for low power and a.. - Lillis, Cheng et al. - 1995
68 Short-circuit dissipation of static CMOS circuitry and its i.. (context) - Veendrick - 1984
67 A new algorithm for minimizing convex functions over convex .. (context) - Vaidya - 1989
61 Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1995
61 Optimal wiresizing under the distributed Elmore delay model - Cong, Leung - 1993
59 TILOS: A posynomial programming approach to transistor sizin.. (context) - Fishburn, Dunlop - 1985
55 Interconnect design for deep submicron ICs - Cong, He et al. - 1997
53 Buffer placement in distributed RC-tree networks for minimal.. (context) - van Ginneken - 1990
49 Simultaneous driver and wire sizing for performance and powe.. - Cong, Koh - 1994
46 Optimal wiresizing for interconnects with multiple sources - Cong, He - 1996
46 Optimal wiresizing for interconnects with multiple sources - Cong, He - 1995
46 Optimal wiresizing for interconnects with multiple sources - Cong, He - 1995
44 High-performance routing trees with identified critical sink.. - Boese, Kahng et al. - 1993
43 An exact solution to the transistor sizing problem for CMOS .. - Sapatnekar, Rao et al. - 1993
40 CMOS circuit speed and buffer optimization (context) - Hedenstierna, Jeppson - 1987
39 Fastcap: A multipole accelerated 3-d capacitance extraction .. (context) - Nabors, White - 1991
35 Fast performance-driven optimization for buffered clock tree.. (context) - Chen, Chang et al. - 1996
34 Buffered Steiner tree construction with wire sizing for inte.. - Okamoto, Cong - 1996
33 Simple formulas for two- and three- dimensional capacitances (context) - Sakurai, Tamaru - 1983
31 Linear and Non-linear Programming (context) - Luenberger - 1989
30 Global interconnect sizing and spacing with consideration of.. - Cong, He et al. - 1997
30 RC interconnect optimization under the Elmore delay model - Sapatnekar - 1994
30 Efficient capacitance calculations for threedimensional mult.. (context) - Ruehli, Brennan - 1973
26 Optimal wire-sizing formula under the Elmore delay model - Chen, Chen et al. - 1996
26 A sequential quadratic programming approach to concurrent ga.. (context) - Menezes, Baldick et al. - 1995
26 Gate sizing in MOS digital circuits with linear programming (context) - Berkelaar, Jess - 1990
22 A sensitivity-based wiresizing approach to interconnect opti.. - Xue, Kuh et al. - 1996
22 Performance driven routing with multiple sources - Cong, Madden - 1995
20 Simultaneous buffer and wire sizing for performance and powe.. - Cong, Koh et al. - 1996
20 New performance driven routing technique with explicit aread.. - Lin, performance et al. - 1996
20 Simultaneous gate and interconnect sizing for circuit-level .. (context) - Menezes, Pullela et al. - 1995
19 Theory and algorithm of local-refinement based optimization .. - Cong, He - 1999
19 Theory and algorithm of local refinement based optimization .. - Cong, He - 1997
18 Optimization based transistor sizing (context) - Shyu, Sangiovanni-Vincentelli et al. - 1988
18 effective capacitance (context) - Qian, Pullela et al. - 1994
18 Rectilinear Steiner trees with minimumElmore delay - Boese, Kahng et al. - 1994
16 An efficient approach to simultaneous transistor and interco.. - Cong, He - 1996
15 Interconnect layout optimization by simultaneous Steiner tre.. - Okamoto, Cong - 1996
15 A gate-delay model for high-speed CMOS circuits (context) - Dartu, Menezes et al. - 1994
15 Exact moment matching model of transmission lines and applic.. (context) - Yu, Kuh - 1995
14 A new approach to simultaneous buffer insertion and wire siz.. (context) - Chu, Wong - 1997
13 Simultaneous routing and buffer insertion for high performan.. (context) - Lillis, Cheng et al. - 1996
13 RC interconnect synthesis --- a moment fitting appraoch (context) - Menezes, Pullela et al. - 1994
13 Wire sizing as a convex optimization problem: exploring the .. (context) - Sapatnekar - 1996
13 Optimal wire and transistor sizing for circuits with non-tre.. - Vandenberghe, Boyd et al. - 1997
12 Switch-level delay models for digital MOS VLSI (context) - Ousterhout - 1984
12 the circuit implementation problem (context) - Li, Lim et al. - 1992
12 Closed form solution to simultaneou buffer insertionsizing a.. (context) - Wong, solution et al. - 1997
10 A fast algorithm for optimal wire-sizing under elmore delay .. - Chen, Wong - 1996
10 Timing and area optimization for standard-cell VLSI circuit .. - Chuang, Sapatnekar et al. - 1995
10 Three-dimensional capacitance evaluation on a connection mac.. (context) - Guerrieri, Sangiovanni-Vincentelli - 1988
10 Transistor sizing for minimizing power consumption of CMOS c.. (context) - Borah, Owens et al. - 1995
9 Modeling and extraction of interconnect capacitances for mul.. - Arora, Raol et al. - 1996
9 Greedy wire-sizing is linear time (context) - Chu, Wong - 1998
9 An efficient technique for device and interconnect optimizat.. - Cong, He - 1998
9 Optimal shape function for a bi-directional wire under elmor.. (context) - Gao, Wong - 1997
8 Geometric programming: Methods (context) - Ecker - 1980
8 the optimal drivers for high-speed low power ICs (context) - Zhou, Liu - 1996
8 Line-to-ground capacitance calculation for vlsi: A compariso.. (context) - Barke - 1988
8 Dynamically-wiresized Elmorebased routing constructions - Hodes, McCoy et al. - 1994
8 A fast algorithm for nonlinear constrained optimization calc.. (context) - Powell - 1978
7 Timing optimization for multisource nets: characterization a.. - Lillis, Cheng - 1999
7 Optimization of high-speed CMOS logic circuits with analytic.. (context) - Hoppe, Neuendore et al. - 1990
7 Post routing performance optimization via multilink insertio.. - Xue, Kuh - 1995
7 An optimized output stage for MOS integrated circuits (context) - Lin, Linholm - 1975
7 Simultaneous transistor and interconnect sizing based on the.. - Cong, He - 1996
6 An iterative gate sizing approach with accurate delay evalua.. (context) - Chen, Onodera et al. - 1995
6 Automatic generation of analytical models for interconnect c.. (context) - Choudhury, Sangiovanni-Vincentelli - 1995
5 Spider - capacitance modeling for vlsi interconnections (context) - Ning, Dewilde - 1988
5 Transistor sizing in CMOS circuits (context) - Cirit - 1987
5 MOSIZ: A two-step transistor sizing algorithm based on optim.. (context) - Dai, Asada - 1989
5 Delay and area optimization for discrete gate sizes under do.. - Chuang, Sapatnekar et al. - 1993
5 iCOACH: A circuit optimization aid for CMOS high-performance.. (context) - Chen, Kang - 1991
5 LP based cell selection with constraints of timing (context) - Tamiya, Matsunaga et al. - 1994
5 Interconnect design using convex optimization - Sancheti, Sapatnekar - 1994
4 Speeding up pipelined circuits through a combination of gate.. - Sathyamurthy, Sapatnekar et al. - 1995
4 Multilevel metal capacitance models for interconnect capacit.. (context) - Chern, Huang et al. - 1992
4 Accurate and efficient extraction of interconnect circuits f.. (context) - Basel - 1995
4 Computing entire active areapower consumption versu delay tr.. (context) - Buurman, the et al. - 1994
4 Post routing performance optimization via tapered link inser.. (context) - Xue, Kuh - 1995
3 capacitance solver for support of cad systems (context) - Seidl, Svoboda et al. - 1988
3 Process-based three-dimensional capacitance simulation--tric.. (context) - Uebbing, Fukuma - 1986
3 delay in gate sizing: Conflicting objectives (context) - Chuang, Sapatnekar - 1995
3 A unified algorithm for gate sizing and clock skew optimizat.. - Chuang, Sapatnekar et al. - 1993
3 Empirical models for wiring capacitances in vlsi (context) - Wu, Wong et al. - 1996
3 A set of analytical formulas for capacitance of vlsi interco.. (context) - Samudra, Lee - 1994
3 Closed-form expressions for interconnect delay (context) - Sakurai - 1993
3 Private Communication (context) - Chan - 1994
3 Inductance and capacitance analytic formulas for vlsi interc.. (context) - Delorme, Belleville et al. - 1996
3 A cell-based approach to performance optimization of fanout-.. (context) - Hinsberger, Kolla - 1992
2 Algorithms for libaray-specific sizing of combinational logi.. (context) - Chan - 1990
2 Transistor sizing for large combinational digital CMOS circu.. (context) - Heulser, Fichtner - 1991
2 AESOP: A tool for automatic transistor sizing (context) - Hedlund - 1987
2 Strongly NP-hard discrete gate-size problems (context) - Li - 1994
2 Technical Report Application Note (context) - Yen, Shirali - 1995
2 Mchips all digital BPSK direct sequence spread spectrum IF t.. (context) - Cohen, Samueli et al. - 1994
2 Simulation and Design -- Part (context) - Wyatt - 1987
2 Delay and area optimization in standard-cell design (context) - Lin, Marek-Sadowska et al. - 1990
2 iDEAS: A delay estimator and transistor sizing tool for CMOS.. (context) - Sapatnekar, Rao - 1990
1 Ewa: Exact wireing-sizing algorithm (context) - Kay, Bucheuv et al. - 1997
1 Simulatenous transistor and interconnect sizing based on gen.. (context) - Cong, He - 1995
1 Transistor size optimization of digital VLSI circuits (context) - Marple - 1986

Documents on the same site (http://eda.ee.ucla.edu/pub/): More
Interconnect Design for Deep Submicron ICs - Cong, Pan, He, Koh, Khoo (1997) (Correct)
Vector Potential Equivalent Circuit Based on PEEC Inversion - Yu, He (2003) (Correct)
Integrity-driven Power and Signal Network Codesign - Jinjun Xiong And (Correct)

Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback

CiteSeer.IST - Copyright Penn State and NEC