(Enter summary)
Abstract: We address the problem of developing efficient cache coherence protocols for use in distributed
systems implementing distributed shared memory (DSM) using message passing.
A serious drawback of traditional approaches to this problem is that the users are required
to state the desired coherence protocol at the level of asynchronous message interactions involving
request, acknowledge, and negative acknowledge messages, and handle unexpected
messages by introducing intermediate states. Proofs of... (Update)
Context of citations to this paper: More
.... [173 175] to compilers [176 179] to hardware design [180 203] and synthesis [204 209] to memory models and cache coherence protocols [210 213], to multimedia collaborations [214] to testing program visualization tools [215] to validating fault tolerant systems [216]...
Cited by: More
PVS Bibliography - Rushby (1998)
(Correct)
Similar documents (at the sentence level):
61.8%: Deriving Efficient Cache Coherence Protocols through.. - Nalumasu, Gopalakrishnan
(Correct)
45.4%: An Automated Framework for Developing Efficient Hardware .. - Nalumasu, Gopalakrishnan
(Correct)
Active bibliography (related documents): More All
0.2: Verification of FLASH Cache Coherence Protocol by Aggregation.. - Park, Dill (1996)
(Correct)
0.2: Verifying Sequential Consistency on Shared-Memory Multiprocessors .. - Qadeer (2001)
(Correct)
0.2: Machine independent Analytical models for cost evaluation.. - Pasetto, Vanneschi (1996)
(Correct)
Similar documents based on text: More All
0.8: Resume - Nalumasu
(Correct)
0.4: Explicit-enumeration based Verification made Memory-efficient - Nalumasu, Gopalakrishnan (1995)
(Correct)
0.4: The `Test Model-checking' Approach to the.. - Nalumasu.. (1998)
(Correct)
Related documents from co-citation: More All
3: Computer Science Laboratory (context) - Shankar, in et al. - 1993
BibTeX entry: (Update)
Ratan Nalumasu and Ganesh Gopalakrishnan. Deriving efficient cache coherence protocols through refinement. In Formal Methods for Parallel Programming: Theory and Applications (FMPPTA), Orlando, FL, March 98. Available at http://www.loria.fr/~mery/lncsfmppta98/paper7.ps. http://citeseer.ist.psu.edu/article/nalumasu97deriving.html More
@inproceedings{ nalumasu98deriving,
author = "Ratan Nalumasu and Ganesh Gopalakrishnan",
title = "Deriving Efficient Cache Coherence Protocols Through Refinement",
booktitle = "Formal Methods for Parallel Programming: Theory and Applications {({FMPPTA})}",
address = "Orlando, FL",
year = "98",
url = "citeseer.ist.psu.edu/article/nalumasu97deriving.html" }
Citations (may not include all citations):
2732
Communicating sequential processes (context) - Hoare - 1978
1180
The Temporal Logic of Reactive and Concurrent Systems: Speci.. (context) - Manna, Pnueli - 1992
478
The Stanford DASH multiprocessor (context) - Lenoski, Laudon et al. - 1992
362
The Stanford FLASH multiprocessor (context) - Kuskin, Ofelt - 1994
173
Protocol verification as a hardware design aid
- Dill, Drexler et al. - 1992
102
Design and Validation of Computer Protocols (context) - Holzmann - 1991
62
Reduction: A method of proving properties of parallel progra.. (context) - Lipton - 1975
44
Teapot: Language support for writing memory coherency protoc.. (context) - Chandra, Richards et al. - 1996
24
An effective implementation for the generalized input-output.. (context) - Buckley, Silberschatz - 1983
21
Protocol verification by aggregation of distributed transact..
- Park, Dill - 1996
9
A comparison of software and hardware synchronization mechan..
- Carter, Kuo et al. - 1996
8
Pretending atomicity
- Lamport, Schneider - 1989
7
Computer Architecture: A Quantitative Apporach (context) - Hennessy, Patterson - 1996
5
Using formal verificationanalysi method critical path system.. (context) - Th, Ken et al. - 1995
4
CRAY TD System Architecture Overview (context) - Research, System et al. - 1993
2
From synchronous to asynchronouscommunication (context) - Gribo - 1990
Documents on the same site (http://www.cs.utah.edu/techreports/): More
Instrumented Sensor System - Practice - Dekhil, Henderson (1997)
(Correct)
Notes on Thread Models in Mach3.0 - Ford, Hibler, Lepreau (1993)
(Correct)
A Fast Parallel Squarer Based on Divide-and-Conquer - Yoo, Smith, Gopalakrishnan (1995)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC