Download:
by Student Member, Luca Benini, Giovanni De Micheli
http://chronos.stanford.edu/users/nanni/publications/archive/./2001/VLSISvol9iss9Feb01pg15.pdf
Add To MetaCart
Abstract:
Abstract—Energy-efficient design of battery-powered systems demands optimizations in both hardware and software. We present a modular approach for enhancing instruction level simulators with cycle-accurate simulation of energy dissipation in embedded systems. Our methodology has tightly coupled component models thus making our approach more accurate. Performance and energy computed by our simulator are within a 5 % tolerance of hardware measurements on the SmartBadge [2]. We show how the simulation methodology can be used for hardware design exploration aimed at enhancing the SmartBadge with real-time MPEG video feature. In addition, we present a profiler that relates energy consumption to the source code. Using the profiler we can quickly and easily redesign the MP3 audio decoder software to run in real time on the SmartBadge with low energy consumption. Performance increase of 92 % and energy consumption decrease of 77 % over the original executable specification have been achieved. Index Terms—Low-power design, performance tradeoffs, power consumption model, system-level. I.
Citations
|
711
|
Advanced compiler design and implementation
– Muchnick
- 1997
|
|
313
|
Compiler Transformations for High-Performance Computing
– Bacon, Graham, et al.
- 1994
|
|
262
|
Power Analysis of Embedded Software: A First Step towards Software Power Minimization
– Tiwari, Malik, et al.
- 1994
|
|
224
|
Maximizing multiprocessor performance with the SUIF compiler
– Hall, Anderson, et al.
- 1996
|
|
146
|
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
– Catthoor, Wuytack, et al.
- 1998
|
|
113
|
Instruction level power analysis and optimization of software
– Tiwari, Malik, et al.
- 1996
|
|
106
|
Energy-driven integrated hardware-software optimizations using SimplePower
– VIJAYKRISHNAN, KANDEMIR, et al.
- 2000
|
|
100
|
PowerScope: a tool for profiling the energy usage of mobile applications
– Flinn, Satyanarayanan
- 1999
|
|
82
|
A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
– Li, Henkel
- 1998
|
|
55
|
Influence of compiler optimizations on system power
– Kandemir, Vijaykrishnan, et al.
- 2000
|
|
50
|
Cycle-accurate simulation of energy consumption in embedded systems
– Simunic, Benini, et al.
- 1999
|
|
50
|
Energy-efficient design of battery-powered embedded systems
– Simunic, Benini, et al.
- 1999
|
|
38
|
Techniques for low energy software
– Mehta, Owens, et al.
- 1997
|
|
31
|
Smartbadges: a wearable computer and communication system
– Maguire, Smith, et al.
- 1998
|
|
29
|
The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study
– Martin, Siewiorek
- 1999
|
|
18
|
An energy conscious methodology for early design exploration of heterogeneous DSPs
– Wan, Ichikawa, et al.
- 1998
|
|
9
|
Battery-powered digital CMOS design
– Pedram, Wu
- 1999
|
|
9
|
Reducing power by optimizing the necessary precision/range of floating-point arithmetic
– Tong, Nagle, et al.
- 2000
|
|
8
|
Instruction scheduling for power reduction in processor-based system design
– Tomyiama, H, et al.
- 1998
|
|
7
|
A stochastic model for interconnections in custom integrated circuits
– Gamal, Syed
- 1981
|
|
5
|
Low power memory architecutres for video applications
– Kapoor
- 1998
|
|
5
|
Fast cache and bus power estimation for parameterized system-on-a-chip design
– Givargis, Vahid, et al.
- 2000
|
|
3
|
A compliant MPEG-1 layer II audio decoder with 16-bit arithmetic operations
– Hans, Bhaskaran
- 1997
|
|
3
|
An MPEG audio decoder based on 16-bit integer arithmetic and SIMD usage
– Hans
- 1997
|
|
2
|
Efficient power co-estimation techniques for SOC design
– Lajolo, Raghunathan, et al.
- 2000
|
|
2
|
macromodel for lithium-ion battery systems
– PSPICE
- 1997
|
|
1
|
1/SC 29/WG 11 11172-4, “Information technology—Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbit/s—Part 4: Compliance testing,” Int. Org. Standardization
– JTC
- 1995
|
|
1
|
1/SC 29/WG 11 13818-4, “Information technology—Generic coding of moving pictures and associated audio: Conformance,” Int. Org. Standardization
– JTC
- 1996
|
