Abstract:
System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. These protocols incorporate advanced features such as pipelining, burst and split transfers. In this paper, we describe a case study in formally verifying a widely used SoC bus protocol: the Advanced Micro-controller Bus Architecture (AMBA) protocol from ARM. In particular, we develop a formal specification of the AMBA protocol. We then employ model checking, a state space exploration based formal verification technique, to verify crucial design invariants. The presence of pipelining and split transfer in the AMBA protocol gives rise to interesting corner cases, which are hard to detect via informal reasoning. Using the SMV model checker, we have detected a potential bus starvation scenario in the AMBA protocol. Such scenarios demonstrate the inherent intricacies in designing pipelined bus protocols. 1
Citations
|
2315
|
Graph-based algorithms for boolean function manipulation
– Bryant
- 1986
|
|
1440
|
Model Checking
– Clarke, Grumberg, et al.
- 2001
|
|
996
|
Automatic verification of finite-state concurrent systems using temporal logic specifications
– Clarke, Emerson, et al.
- 1986
|
|
49
|
Automatic Synthesis of Interfaces between Incompatible Protocols
– Passerone, Rowson, et al.
- 1998
|
|
27
|
Verifying IP-Core based System-On-Chip Designs
– Chauhan, Clarke, et al.
- 1999
|
|
15
|
Monitor-based formal specification of PCI
– Shimizu, Dill, et al.
- 2000
|
|
11
|
High-level specification and automatic generation of IP interface monitors
– Oliveira, Hu
- 2002
|
|
8
|
A specification methodology by a collection of compact properties as applied to the Intel Itanium processor bus protocol
– Shimizu, Dill, et al.
- 2001
|
|
5
|
Efficient verification of the PCI local bus using boolean satisfiability
– Aloul, Sakallah
- 2000
|
|
4
|
Laboratories, Free download from http://www-cad.eecs.berkeley.edu/ ˜kenmcmil/smv
– Berkeley
- 1999
|
|
3
|
Formalization and analysis of a solution to the PCI 2.1 bus transaction ordering problem
– Mokkedem, Hosabettu, et al.
- 1999
|
|
2
|
Paper on CoreConnect Bus Architecture
– White
- 1999
|
