(Enter summary)
Abstract: Speculative multithreading has been recently proposed to boost performance by means of
exploiting thread-level parallelism in applications difficult to parallelize. The performance of
these processors strongly depends on the partitioning policy used to split the program into
threads. Previous works use different heuristics to spawn speculative threads that are based on
easily-detectable program constructions such as loops or subroutines. In this work we propose a
profile-based mechanism to... (Update)
Context of citations to this paper: More
.... For instance, Marcuello and Gonzalez recently proposed using a notion of reaching probability to define control quasi independent points [13], which essentially serve as spawn target pairs. This paper makes three key contributions: One, we propose using spare SMT thread...
...in Section 5, and conclude in Section 6. 2 Compiler Specified Speculative Threads Speculatively threaded architectures may use hardware [1,7] or compiler [11,5,12,9] to partition a sequential program into threads. Architectures extracting speculative threads in hardware have...
Cited by: More
Enhancing Software Reliability With Speculative Threads - And The Committee
(Correct)
Hardware Support for Thread-Level Speculation - Steffan (2003)
(Correct)
Implicitly-Multithreaded Processors - Il Park Babak (2003)
(Correct)
Active bibliography (related documents): More All
0.3: A Quantitative Assessment of Thread-Level Speculation.. - Marcuello, González (1999)
(Correct)
0.3: Value Prediction for Speculative Multithreaded.. - Marcuello, Tubella.. (1999)
(Correct)
0.3: Journal of Instruction-Level Parallelism 5 (2003) 1-21.. - The Role Of
(Correct)
Similar documents based on text: More All
0.7: Exploiting Speculative Thread-Level Parallelism on a - Smt Processor Authors (1999)
(Correct)
0.5: Clustered Speculative Multithreaded Processors - Marcuello, González (1999)
(Correct)
0.4: The Increment Predictor for Speculative Multithreaded.. - Marcuello, Tubella.. (1999)
(Correct)
Related documents from co-citation: More All
5: Simultaneous multithreading: Maximizing on-chip parallelism
- Tullsen, Eggers et al. - 1995
5: Exploiting choice: Instruction fetch and issue on an implementable simultaneous ..
- Tullsen, Eggers et al. - 1996
4: Architectural Support for Scalable Speculative Parallelization in Shared-Memory ..
- Cintra, Martnez et al. - 2000
BibTeX entry: (Update)
P. Marcuello and A. Gonzlez. Thread-Spawning Schemes for Speculative Multithreading. In 8th International Symposium on High-Performance Computer Architecture, pages 55--64, 2002. http://citeseer.ist.psu.edu/659643.html More
@inproceedings{ marcuello02threadspawning,
author = "Pedro Marcuello and Antonio Gonzalez",
title = "Thread-Spawning Schemes for Speculative Multithreading",
booktitle = "{HPCA}",
pages = "55-64",
year = "2002",
url = "citeseer.ist.psu.edu/659643.html" }
Citations (may not include all citations):
386
ATOM: A system for building customized program analysis tool.. (context) - Srivastava, Eustace - 1994
269
Multiscalar Processors
- Sohi, Breach et al. - 1995
183
Trace Cache: a Low Latency Approach to High Bandwidth Instru..
- Rotenberg, Bennet et al. - 1996
125
Trace Processors
- Rotenberg, Jacobson et al. - 1997
103
Speculative Execution Based on Value Prediction
- Gabbay, Mendelson - 1996
77
The Potential of Using Thread-Level Data Speculation to Faci..
- Steffan, Mowry - 1998
72
A Dynamic Multithreading Processor
- Akkary, Driscoll - 1998
72
Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Willey et al. - 1998
70
The Superthreaded Architecture: Thread Pipelining with Run-T..
- Tsai, Yew - 1996
70
The Expandable Split Window Paradigm for Exploiting Fine Gra..
- Franklin, Sohi - 1992
49
The Performance Potential of Data Dependence Speculation & C..
- Sazeides, Vassiliadis et al. - 1996
48
Speculative Precomputation: Long Range Prefetching of Delinq..
- Collins - 2001
37
Tolerating Memory Latency through Software-Controlled Pre-Ex..
- Luk - 2001
35
Execution-Based Prediction using Speculative Slices
- Zilles, Sohi - 2001
35
Implementations of Context-Based Value Predictors
- Sazeides, Smith - 1997
30
Clustered Speculative Multithreaded Processors
- Marcuello, Gonzlez - 1999
26
Hardware and Software Support for Speculative Execution of S..
- Krishnan, Torrellas - 1998
26
Speculative Multithreaded Processors
- Marcuello, Gonzlez et al. - 1998
25
Compiling for the Multiscalar Architecture
- Vijaykumar - 1998
25
Single-Program Speculative Multithreading (SPSM) Architectur.. (context) - Dubey, O'Brien et al. - 1995
21
PEWs: A Decentralized Dynamic Scheduler for ILP Processing (context) - Kemp, Franklin - 1996
19
Value Prediction for Speculative Multithreaded Architectures
- Marcuello, Tubella et al. - 1999
13
On Dynamic Speculative Thread Partitioning and the MEM-Slici..
- Codrescu, Wills - 1999
7
A Quantitative Assessment of Thread-Level Speculation Techni..
- Marcuello, Gonzlez - 2000
5
In Search of Speculative Thread-Level Parallelism (context) - Oplinger, Heine et al. - 1999
Documents on the same site (http://www.ac.upc.es/recerca/reports/DAC/2001/index,en.html): More
Analysis and Evaluation of the Multi-Stage Cascaded.. - Santana, Falcón.. (2001)
(Correct)
A Cost-Effective Implementation of Multilevel Tiling - Marta Jimnez Jos (2001)
(Correct)
Recovery Mechanism for Latency Misprediction - Enric Morancho Jos (2001)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC