See this document in CiteSeerX!

Unknown  (Make Corrections)  
An Efficient Representation Copyright 1997 IEEE. Published in the Proceedings of ISSS'97, September 17-19,...



  Home/Search   Context   Related

 
View or download:
goethe.ira.uka.de/fsynth/pu...BlEi97.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  goethe.ira.uka.de/fsynth...BlEi97 (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In the last years, performing synthesis by logical refinement has become an interesting alternative towards postsynthesis verification. This paper gives a case study about the complexity of formal synthesis programs within a given calculus. For a simple synthesis step, it is discussed, how one can efficiently implement circuit transformations with respect to the complexity of the logical transformations of the underlying calculus. (Update)

Active bibliography (related documents):   More   All
1.4:   Formal Synthesis in Circuit Design - A Classification .. - Kumar, Blumenröhr.. (1996)   (Correct)
0.8:   On the Efficiency of Formal Synthesis - Experimental.. - Blumenrohr.. (1999)   (Correct)
0.7:   Applicability of Formal Synthesis Illustrated via.. - Blumenröhr, Eisenbiegler, .. (1996)   (Correct)

Similar documents based on text:   More   All
0.5:   Deriving Structural RT-Implementations from - Algorithmic Descriptions By   (Correct)
0.4:   Performing High-Level Synthesis via Program.. - Blumenröhr, Eisenbiegler   (Correct)
0.2:   Implementation Issues about the Embedding of Existing .. - Eisenbiegler.. (1996)   (Correct)

BibTeX entry:   (Update)

@misc{ representation-unknown,
  author = "An Efficient Representation",
  title = "Unknown",
  url = "citeseer.ist.psu.edu/645323.html" }
Citations (may not include all citations):
592   Introduction to HOL: A Theorem Proving Environment for Highe.. (context) - Gordon, Melham - 1993
151   Force-directed scheduling for the behavioral synthesis of AS.. (context) - Paulin, Knight - 1989
72   Formal hardware verification methods: A survey (context) - Gupta - 1992
39   Algorithmic and Register-Transfer Level Synthesis: The Syste.. (context) - Thomas, Langnese et al. - 1990
37   Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1994
30   High-Level VLSI Synthesis (context) - Camposano, Wolf - 1991
26   Formal synthesis of digital systems (context) - Hanna, Longley et al. - 1989
20   Integration of formal methods with system design (context) - Mayger, Fourman - 1991
15   Formal synthesis in circuit design-A classification and surv.. - Kumar, Blumenrohr et al. - 1996
13   Ruby design system (context) - Sharp, Rasmussen - 1995
12   An engineering approach to formal digital system design - Larsson - 1995
11   DDD - A system for mechanized digital design derivation - Johnson, Bose - 1991
7   Implementation issues about the embedding of existing high l.. - Eisenbiegler, Blumenrohr et al.
6   Modeling a hardware synthesis methodology in isabelle - Basin, Friedrich
6   A constructive approach towards correctness of synthesis-app.. - Eisenbiegler, Kumar et al. - 1997
5   Transformational design in a theorem prover (context) - Busch - 1992
3   High level synthesis based on formal methods (context) - Grass, Mutz et al. - 1994
3   Applicability of formal synthesis illustrated via scheduling - Blumenrohr, Eisenbiegler et al. - 1996
2   Deriving a correct computer (context) - Wang - 1992
2   Deduction and Computation: Logic and Semantics for Computer .. (context) - Davis - 1989
1   number 1125 in Lecture Notes in Computer Science (context) - von Wright, Grundy et al. - 1996

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC