See this document in CiteSeerX!

A Pipelined Microprocessor for Logic Programming Languages  (Make Corrections)  
Hiroshi Nakashima Yasutaka Takeda Katsuto Nakajima Hideki Andou Kiyohiro...



  Home/Search   Context   Related

 
View or download:
para.tutics.tut.ac.jp/~n...iccd90.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  para.tutics.tut.ac.jp/~naka...bib (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In the Japanese Fifth Generation Computer Systems Project, a large scale parallel inference machine, PIM/m, is being developed. In PIM/m, up to 256 processor elements are connected to form a two-dimensional mesh network. The processor element has a pipelined microprocessor specialized to the execution of logic programming languages. The microprocessor, called PU (Processing Unit), is also used as a key component of AI workstations. Thus, PU has capability to execute two different type logic... (Update)

Similar documents (at the sentence level):
22.8%:   Architecture and Implementation of PIM/m - Nakashima, Nakajima, Kondo.. (1992)   (Correct)

Active bibliography (related documents):   More   All
1.4:   1983-1993: The Wonder Years of Sequential Prolog Implementation - Van Roy (1993)   (Correct)
0.7:   Design And Analysis Of Hardware For High Performance.. - Holmer, Sano, Carlton, .. (1994)   (Correct)
0.7:   Fast Prolog with an Extended General Purpose Architecture - Holmer, Sano, Carlton.. (1994)   (Correct)

Similar documents based on text:   More   All
0.2:   Petaflop Computing for Protein Folding - Shannon Kuntz Richard   (Correct)
0.2:   Pim kinase expression is induced by LTP.. - Konietzko.. (1999)   (Correct)
0.2:   PIM 2.0 The Parallel Iterative Methods package for Systems of.. - Rudnei Dias (1996)   (Correct)

BibTeX entry:   (Update)

@misc{ nakashima-pipelined,
  author = "Hiroshi Nakashima",
  title = "A Pipelined Microprocessor for Logic Programming Languages",
  url = "citeseer.ist.psu.edu/62609.html" }
Citations (may not include all citations):
395   An Abstract Prolog Instruction Set (context) - Warren - 1983
24   Multiple Reference Management in Flat GHC (context) - Chikayama - 1987
11   Guarded Horn Clauses : A Parallel Logic Programming Language.. - Ueda - 1986
8   An Abstract KL1 Machine and its Instruction Set (context) - Kimura - 1987
5   Hardware Architecture of the Sequential Inference Machine : .. (context) - Nakashima - 1987
5   Performance Studies of a Prolog Machine Architecture (context) - Dobry - 1985
4   Design and Fabrication of Pegasus Prolog Processor (context) - Seo - 1989
4   KCM : A Knowledge Crunching Machine (context) - Benker - 1989
2   Research and Development of the Parallel Inference System in.. (context) - Uchida - 1988
2   Co-Operative High Performance Sequential Inference Machine :.. (context) - Habata - 1987
2   A Load Balancing Mechanism for Large Scale Multiprocessor Sy.. (context) - Takeda - 1988
1   Mechanisms for Achieving Parallel Operations in a Sequential.. (context) - Maeda - 1989
1   Macro-Call Instruction for the Efficient KL1 Implementation .. (context) - Shinogi - 1988
1   High Performance Integrated Prolog Processor IPP (context) - Abe - 1987
1   on Fifth Generation Computer Systems (context) - Chikayama, of et al. - 1984

Documents on the same site (http://www.para.tutics.tut.ac.jp/~nakasima/bib.html):   More
Architecture and Implementation of PIM/m - Nakashima, Nakajima, Kondo.. (1992)   (Correct)
Overview of the JUMP-1, an MPP Prototype for.. - Hiraki, Amano..   (Correct)
Optimizing KLIC with Static Analysis - Hiroshi Nakashima   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC