See this document in CiteSeerX!

Node Normalization and Decomposition in Low Power Technology Mapping  (Make Corrections)  
Winfried Nöth, Reiner Kolla



  Home/Search   Context   Related

 
View or download:
www5.informatik.uniwuerz...tr166.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  informatik.uniwuerzburg.de/...tr (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In static CMOS technology the decomposition of the nodes of a circuit netlist can significantly reduce the overall power dissipation of the circuit. We present a normalization algorithm which extracts the largest recognizable nodes of the given structure. Then we examine a known decomposition algorithm for the normalized nodes and propose a new one which is provable optimal and tractable for moderate node size. Resulting reduction of the overall switching activity on standard benchmark circuits ... (Update)

Active bibliography (related documents):   More   All
1.2:   Node Normalization and Decomposition in Low Power Technology.. - Nöth, Kolla   (Correct)
0.1:   A Computer-Aided Design Methodology for Low Power Sequential.. - Monteiro (1996)   (Correct)
0.1:   Optimal Synthesis of Fanoutfree Functions - Nöth, Kolla (1994)   (Correct)

Similar documents based on text:   More   All
0.6:   TROY: A Tree Oriented Approach to Logic Synthesis and.. - Nöth, Hinsberger, Kolla (1996)   (Correct)
0.6:   Spanning Tree Based State Encoding for Low Power Dissipation - Nöth, Kolla (1999)   (Correct)
0.4:   TEMPLATE: A generic TEchnology Mapping PLATform - Hinsberger, Kolla (1997)   (Correct)

BibTeX entry:   (Update)

@misc{ th-node,
  author = "Winfried Nöth and Reiner Kolla",
  title = "Node Normalization and Decomposition in Low Power Technology Mapping",
  url = "citeseer.ist.psu.edu/623879.html" }
Citations (may not include all citations):
158   Estimation of Average Switching Activity in Combinational an.. - Ghosh, Devadas et al. - 1992
98   Transition Density: A New Measure of Activity in Digital Cir.. - Najm - 1993
50   Technology Decomposition and Mapping Targeting Low Power Dis.. - Tsui, Pedram et al. - 1993
27   Estimating Dynamic Power Consumption of CMOS Circuits (context) - Cirit - 1987
20   Power Efficient Technology Decomposition and Mapping Under a.. - Tsui, Pedram et al. - 1994
13   Decomposition of Logic Functions for Minimum Transition Acti.. (context) - Murgai, Brayton et al. - 1994
7   The Fanout Structure of Switching Functions (context) - Hayes - 1975
2   TROY: A Tree-Based Approach to Logic Synthesis and Technolog.. (context) - Noth, Hinsberger et al. - 1996
2   Reducing Power Dissipation in CMOS Circuits by Signal Probab.. (context) - Hossain, Zheng et al. - 1996

Documents on the same site (http://www.informatik.uni-wuerzburg.de/reports/tr.html):   More
Using Simulation and Genetic Algorithms to Improve Cluster Tool.. - Dümmler (1999)   (Correct)
Practical Strategies for Hypotheses Elimination on the.. - Buck, Schäfer.. (1999)   (Correct)
A Numerical Analysis of the M/D b /N Queueing System - Dümmler, Vicari (1999)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC