(Enter summary)
Abstract: High-level estimations of performance is becoming more and more important
to explore design space and reduce time-to-market since the complexity
of a System-on-Chip (SoC) increases dramatically. Since an application can
be expressed as a network of communicating processes, to estimate the performance
of networks of processes is crucial. This thesis proposes a model
for an arbitrary processes. Assuming a function estimation tool, we can use
this model to estimate the performance of processes.... (Update)
Active bibliography (related documents): More All
0.7: System Modeling and Design Refinement in ForSyDe - Sander (2003)
(Correct)
0.1: Development and Application of Design Transformations in.. - Sander, Jantsch, Lu (2003)
(Correct)
0.1: Refining Synchronous Communication onto Network-on-Chip.. - Lu, Sander, Jantsch (2006)
(Correct)
Similar documents based on text: More All
0.3: Refinement of a System Specification for a Digital Equalizer into.. - Lu (2002)
(Correct)
0.3: Fault Modelling and Error-Control Coding in a Network-on-Chip - Zimmer (2002)
(Correct)
0.3: ClearSyDe, a Graphical User Interface for the ForSyDe Methodology - Ciuro (2002)
(Correct)
BibTeX entry: (Update)
@misc{ zhang-performance,
author = "Ningning Zhang",
title = "Performance Estimation in ForSyDe",
url = "citeseer.ist.psu.edu/article/zhang02performance.html" }
Citations (may not include all citations):
161
Specification and Design of Embedded Systems (context) - Gajski - 1994 ACM
89
Digital Integrated Circuits: A Design Perspective (context) - Rabaey - 1995
9
System synthesis based on a formal computational model and s..
- Sander, Jantsch - 1999 ACM
6
A case study of hardware and software synthesis in ForSyDe (context) - Lu, Sander et al. - 2002 ACM
2
Development and application of design transformations in For..
- Sander, Jantsch et al. - 2003 ACM DBLP
1
Royal Institute of Technology Stockholm (context) - Models, Computation et al. - 2002
1
The ForSyDe methodology (context) - Sander - 2002
1
TRITA-IMIT-LECS (context) - High-Level, Evaluation et al. - 2002
Documents on the same site (http://www.ele.kth.se/cgi-bin/Publications/pubcond): More
Generic VHDL Implementation of a PCNN with Loadable Coefficients .. - Millberg (1999)
(Correct)
Generic VHDL Implementation of a PCNN with Loadable.. - Millberg, Öberg, Waldemark (1998)
(Correct)
The Virtual Prototyping of an AM Chip Using Grammar.. - Deb, Hemani, Postula..
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC