Download:
by Luca P. Carloni, Alberto L. Sangiovanni-vincentelli
in 16th Symp. on Integrated Circuits and System Design (SBCCI
http://www-cad.eecs.berkeley.edu/HomePages/lcarloni/research/rscSBCCI03.pdf
Add To MetaCart
Abstract:
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling allows us to model the communication patterns among the components, analyze the impact of interconnect latency on the overall data processing throughput, and manage computation/communication tradeoffs to optimize the performance of the system. In this paper, we present recycling as a circuit-level design technique for optimizing the performance of sequential circuits beyond what can be achieved by retiming. We also provide a theoretical framework to guide the simultaneous application of the two techniques. Our model identifies the conditions under which an optimally-retimed synchronous circuit can be further sped-up and determines the amount of the resulting performance gain. 1
Citations
|
128
|
Optimizing Synchronous Systems
– Leiserson, Saxe
- 1983
|
|
97
|
Optimizing synchronous circuitry and retiming
– Leiserson, Saxe
- 1983
|
|
82
|
Interconnect Scaling - The Real Limiter to High Performance VLSI
– Bohr
- 1995
|
|
74
|
Physical Scalability Sabotage Performance Gains
– “Will
|
|
42
|
Theory of latency-insensitive design
– Carloni, McMillan, et al.
- 2001
|
|
34
|
Efficient implementation of retiming
– Shenoy, Rudell
- 1994
|
|
30
|
Scheduling data-flow graphs via retiming and unfolding
– Chao, Sha
- 1997
|
|
30
|
Area-efficient VLSI computation
– Leiserson
- 1981
|
|
28
|
Understanding retiming through maximum average-delay cycles
– Papaefthymiou
- 1994
|
|
17
|
Circuit retiming applied to decomposed software pipelining
– Calland, Darte, et al.
- 1998
|
|
17
|
Performance analysis and optimization of latency insensitive systems
– Carloni, Sangiovanni-Vincentelli
- 2000
|
|
15
|
Optimal FPGA mapping and retiming with efficient initial state computation
– Cong, Wu
- 1999
|
|
10
|
Retiming: Theory and practice
– Shenoy
- 1997
|
|
9
|
Post-Placement C-slow Retiming for the Xilinx Virtex
– Weaver, Markovskiy, et al.
- 2003
|
|
8
|
Optimal Design of Synchronous Circuits Using Software Pipelining Techniques
– Boyer, Aboulhamid
- 2001
|
|
7
|
Performance-Constrained Pipelining of Software Loops onto Reconfigurable Hardware
– Snider
- 2002
|
