Matthias M. Müller  Home/Search
Context
Related
| ipd.uka.de/~muellerm/pub...hlrs01.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ipd.uka.de/~muellerm/publ...index (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Network latency is the main hindrance for fast remote memory access in parallel computing. It prevents the fast execution of fine-grained data-parallel applications with a high amount of communication. This paper presents software controlled access pipelining with vector commands (VSCAP) to overcome this drawback in machines with distributed memory. VSCAP overlaps communication with both computation and communication by means of prefetching. VSCAP is implemented in the Karlsruhe HPF compiler... (Update)
Similar documents (at the sentence level):
5.4%: Compiling Applications with the KarHPFn Compiler - Müller (2000) (Correct)
Active bibliography (related documents): More All
0.5: KaHPF: Compiler generated Data Prefetching for HPF - Müller (Correct)
0.5: Locality-Based Code Offloading for Active On-Chip Memories - Memik, Mangione-Smith (2002) (Correct)
0.3: Efficient Address Translation - Müller (2000) (Correct)
Similar documents based on text: More All
0.2: Are Reviews an Alternative to Pair Programming? - Müller (Correct)
0.1: Prefetching on the Cray-T3E - Müller, Warschko, Tichy (1998) (Correct)
0.1: Prefetching on the Cray-T3E: A Model and its evaluation - Müller, Warschko, Tichy (1997) (Correct)
BibTeX entry: (Update)
@misc{ ller-compilergenerated,
author = "Matthias M. Müller",
title = "Compiler-Generated Vector-based Prefetching on Architectures with Distributed
Memory",
url = "citeseer.ist.psu.edu/601794.html" }
Citations (may not include all citations):443 Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
249 Tolerating Latency Through Software Controlled Data Prefetch.. - Mowry - 1994
149 An implementation of interprocedural bounded regular section.. - Havlak, Kennedy - 1991
121 An architecture for software-controlled data prefetching (context) - Klaiber, Levy - 1991
90 Reducing memory latency via non-blocking and prefetching cac.. - Chen, Baer - 1992
53 Software support for speculative loads - Rogers, Li - 1992
25 Compile-time generation of regular communications patterns (context) - Koelbel - 1991
23 An analysis of the computational and parallel complexity of .. (context) - Feo - 1988
21 Large-scale parallel geophysical algorithms in Java: a feasi.. - Jacob, Philippsen et al. - 1998
9 Effiziente Kommunikation in Parallelrechnerarchitekturen (context) - Warschko - 1997
7 PGHPF -- An optimizing High Performance Fortran compiler for.. (context) - Bozkus, Meadows et al. - 1997
5 Compiling Fortran DHPF Distributed Memory MIMD Computer - Fortran, Distributed et al. - 1995
4 Hardware-driven prefetching for pointer data references (context) - Chi, Cheung - 1998
4 Prefetching on the Cray-T3E. In Twelfth Inte - Muller, Warschko et al. - 1998
2 Smarter memory: Improving bandwith for streamed references (context) - McKee, Klenke et al. - 1998
1 KaHPF: Compiler generated data prefetching for HPF (context) - Muller - 2000
Documents on the same site (http://www.ipd.uka.de/~muellerm/publications/index.html): More
KaHPF: Compiler generated Data Prefetching for HPF - Müller (Correct)
Experiment about Test-first programming - Müller, Hagner (Correct)
A detailed Description of two controlled Experiments.. - Müller, Typke, Hagner (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC