B. Ramakrishna Rau  Home/Search
Context Related
| uiuc.edu/ece411/papers/00717412.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/ece411/index (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Modulo scheduling is a framework within which a wide variety of algorithms and heuristics may be defined for software pipelining innermost loops. This paper presents a practical algorithm, iterative modulo scheduling, that is capable of dealing with realistic machine models. This paper also characterizes the algorithm in terms of the quality of the generated schedules as well the computational expense incurred. (Update)
Cited by: More
Automatic Synthesis of Customized Local Memories for - Multicluster Application.. (Correct)
Increasing Hardware Efficiency with Multifunction Loop.. - Fan, Kudlur, Park, Mahlke (2006) (Correct)
Modulo Graph Embedding: Mapping Applications onto.. - Park, Fan, Kudlur.. (2006) (Correct)
Similar documents (at the sentence level):
54.2%: Iterative Modulo Scheduling: An Algorithm for Software Pipelining.. - Rau (1994) (Correct)
Active bibliography (related documents): More All
0.5: Reducing The Impact Of Register Pressure On Software Pipelined Loops - Llosa (1996) (Correct)
0.4: Modulo Scheduling, Machine Representations, and.. - Eichenberger (1997) (Correct)
0.4: Height Reduction of Control Recurrences for ILP Processors - Michael Schlansker Vinod (1994) (Correct)
Similar documents based on text: More All
0.7: The Techniques for Software Pipelining Loops with Conditional.. - Hu (Correct)
0.6: Unrolling-Based Optimizations for Modulo Scheduling - Lavery, Hwu (1995) (Correct)
0.5: Optimum Modulo Schedules for Minimum Register Requirements - Eichenberger, Davidson.. (1995) (Correct)
Related documents from co-citation: More All
70: Software pipelining: An effective scheduling technique for VLIW machines (context) - Lam - 1988
56: Lifetime-sensitive modulo scheduling - Huff - 1993
51: Some scheduling techniques and an easily schedulable horizontal architecture for.. (context) - Rau, Glaeser - 1981
BibTeX entry: (Update)
B. Ramakrishna Rau. Iterative Modulo Scheduling: An Algorithm For Software Pipelining Loops. In Proc. 27th Annual International Symposium on Microarchtecture, pages 63--74, San Jose, CA, November 1994. http://citeseer.ist.psu.edu/article/rau94iterative.html More
@inproceedings{ raudiditerative,
author = "B. Ramakrishna Rau",
title = "Iterative Modulo Scheduling: An Algorithm For Software Pipelining Loops",
pages = "63--74",
url = "citeseer.ist.psu.edu/article/rau94iterative.html" }
Citations (may not include all citations):1450 The Design and Analysis of Computer Algorithms (context) - Aho, Hopcroft et al. - 1974
407 Trace scheduling: a technique for global microcode compactio.. (context) - Fisher - 1981
353 Software pipelining: an effective scheduling technique for V.. (context) - Lam - 1988
206 Rinehart and Winston (context) - Lawler - 1976
176 Some scheduling techniques and an easily schedulable horizon.. (context) - Rau, Glaeser - 1981
164 The superblock: an effective technique for VLIW and supersca.. (context) - Hwu, Mahlke et al. - 1993
158 Effective compiler support for predicated execution using th.. - Mahlke, Lin et al. - 1992
157 Conversion of control dependence to data dependence (context) - Allen, Kennedy et al. - 1983
112 Highly Concurrent Scalar Processing (context) - Hsu - 1986
110 The Livermore Fortran kernels: a computer test of the numeri.. (context) - McMahon - 1986
84 Register allocation for software pipelined loops (context) - Rau, Lee et al. - 1992
67 approach to scientific array processing architectural design.. (context) - approach, array et al. - 1981
62 An efficient resourceconstrained global scheduling technique.. (context) - Moon, Ebcioglu - 1992
52 A compilation technique for software pipelining of loops wit.. (context) - Ebcioglu - 1987
47 Code generation schemas for modulo scheduled loops - Rau, Schlansker et al. - 1992
46 The Journal of Supercomputing (context) - Dehnert, Towle - 1993
40 Iterative Modulo Scheduling (context) - Rau - 1994
38 The Cydra 5 departmental supercomputer: design philosophies (context) - Rau, Yen et al. - 1989
36 Parallelization of loops with exits on pipelined architectur.. (context) - Tirumalai, Lee - 1990
33 A new compilation technique for parallelizing loops with unp.. (context) - Ebcioglu, Nakatani - 1989
33 Circular scheduling: a new technique to perform software pip.. (context) - Jain - 1991
32 Sentinel scheduling: a model for compiler-controlled specula.. (context) - Mahlke, Chen et al. - 1993
29 A realistic resource-constrained software pipelining algorit.. (context) - Aiken, Nicolau - 1991
25 SPEC Benchmark Suite: Designed for Today's Advanced Systems (context) - Uniejewski - 1989
24 Software pipelining in PA-RISC compilers (context) - Ramakrishnan - 1992
19 Scheduling loops on parallel processors: a simple algorithm .. (context) - Gasperoni, Schwiegelshohn - 1992
19 Effective control for pipelined computers (context) - Davidson, Shar et al. - 1975
16 On algorithms for enumerating all circuits of a graph (context) - Mateti, Deo - 1976
15 Hewlett Packard Laboratories (context) - Park, Schlansker et al. - 1991
13 The benefit of predicated execution for software pipelining - Wafter, Lavery et al. - 1993
9 Loop optimization for horizontal microcoded machines (context) - Bodin, Charot - 1990
6 Microcode compaction: looking backward and looking forward (context) - Fisher, Landskor et al. - 1981
5 Acceleration of first and higher order recurrences on proces.. - Schlansker, Kathail - 1993
5 A polynomial time method for optimal software pipelining - Van Dongen, Gao - 1992
4 a new global software pipelining algorithm (context) - Su, Wang - 1970
1 Reversef conversion (context) - Hwu, conversion et al. - 1993
1 Lifetime-sensitive modulo scheduling (context) - Fluff - 1993
1 The Multiflow trace scheduling compiler (context) - Lowhey, Freudenberger et al. - 1993
1 A technique of global optimization of microprograms (context) - Tokoro, Takizuka et al. - 1978
1 Parallel sequencing and assembly line problems (context) - Flu - 1961
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.crhc.uiuc.edu/ece411/index.html): More
Emerging DRAM Technologies - Thiems (Correct)
Five Predicate Compare Five Predicate Compare Types Types - Qp Qp Cmp (Correct)
Instruction Issue Logic For Pipelined Supercomputers - Shlomo Weiss Computer (1984) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC