Markus Köster, Jürgen Teich  Home/Search
Context
Related
Links: DBLP | sigda.org/Archives/Proceedi...06b_4.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: sigda.org/Archives/Proc...datetoc (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, we introduce the concept of (self-)reconfigurable finite state machines as a formal model to describe state-machines implemented in hardware that may be reconfigured during operation. By the advent of reconfigurable logic devices such as FPGAs, this model may become important to characterize and implement (self-)reconfigurable hardware. An FSM is called (self-)reconfigurable if reconfiguration of either output function or transition function is initiated by the FSM itself and not ... (Update)
Active bibliography (related documents): More All
0.5: Off-Line Placement of Tasks onto Reconfigurable Hardware.. - Danne, Stuehmeier (2005) (Correct)
0.3: String Matching on Multicontext FPGAs using.. - Sidhu, Mei, Prasanna (1999) (Correct)
0.3: Efficient Metacomputation using Self-Reconfiguration - Sidhu, Prasanna (2002) (Correct)
Similar documents based on text: More All
0.3: A Self-Reconfigurable Gate Array Architecture - Sidhu, Wadhwa, Mei, Prasanna (2000) (Correct)
0.3: The PIG Paradigm: The Design and Use of a Massively Parallel Fine .. - Macias (1999) (Correct)
0.3: Optimization of Dynamic Hardware Reconfigurations - Teich, Fekete, al. (2001) (Correct)
BibTeX entry: (Update)
@inproceedings{ kt02,
AUTHOR = {M. K{\"o}ster and J. Teich},
ADDRESS = {Paris, France},
BOOKTITLE = {Proc. DATE 2002, Design, Automation and Test in Europe},
MONTH = {March 4-8},
PAGES = {559-566},
PUBLISHER = {IEEE Computer Society Press},
TITLE = {(Self-)reconfigurable Finite State Machines},
YEAR = {2002},
url = {citeseer.ist.psu.edu/574667.html} }
Citations (may not include all citations):4212 Computers and Intractability: A Guide to the Theory of NP-Co.. (context) - Garey, Johnson - 1976
58 A time-multiplexed FPGA (context) - Trimberger, Carberry et al. - 1997 ACM
18 A self-reconfiguring processor (context) - French, Taylor - 1993
13 Mapping loops onto reconfigurable architectures - Bondalapati, Prasanna - 1998 ACM DBLP
11 The swappable logic unit: a paradigm for virtual hardware (context) - Brebner - 1997
10 Optimization of dynamic hardware reconfigurations - Teich, Fekete et al. - 2000 ACM DBLP
9 Genetic programming using self-reconfigurable FPGAs (context) - Sidhu, Mei et al. - 1999 ACM DBLP
7 An embedded DRAM-FPGA chip with instantaneous logic reconfig.. (context) - Motomura, Aimoto et al. - 1997 ACM DBLP
7 String matching on multicontext FPGAs using self-reconfigura.. - Sidhu, Mei et al. - 1999 ACM
4 Digitale HardwareSoftware Systeme Synthese und Optimierung (context) - Hardware, Synthese et al. - 1997
2 Optimale FPGA module placement with temporal precedence cons.. (context) - Fekete, ohler et al. - 2001
1 Fieldprogrammable logic and applications : The roadmap to re.. (context) - Hartenstein, unbacher
1 Konzept und Implementierung selbstrekonfigurierender Zustand.. (context) - oster - 2001
1 Efficient self-reconfigurable implementations using on-chip .. - Wadhwa, Dandalis - 2000 ACM DBLP
Documents on the same site (http://www.sigda.org/Archives/ProceedingArchives/Date/Date2002/papers/2002/date02/htmfiles/sun_sgi/datetoc.htm): More
A Functional Specification Notation for Co-Design of Mixed.. - Doboli, al. (2002) (Correct)
Formal Verification of the Pentium 4 Floating-Point Multiplier - Kaivola, Narasimhan (2002) (Correct)
Reducing Test Application Time Through Test Data Mutation.. - Reda, Orailoglu (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC