Steven Swanson, Ken Michelson, Mark Oskin  Home/Search
Context
Related
| washington.edu/tr/...WCSE030101.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: washington.edu/resea...trbyname (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Silicon technology will continue to provide an exponential increase in the availability of raw transistors. (Update)
Similar documents (at the sentence level):
15.2%: WaveScalar - Steven Swanson Ken (Correct)
Active bibliography (related documents): More All
0.6: Towards a Universal Building Block of Molecular and Silicon.. - Swanson, Oskin (2002) (Correct)
0.4: Scheduling Dynamic Dataflow Graphs With Bounded Memory Using The.. - Buck (1993) (Correct)
0.3: Asynchrony in parallel computing: From dataflow to.. - Silc, Robic, Ungerer (1997) (Correct)
Similar documents based on text: More All
0.1: The Case for a Multiprocessor on a Die: MoaD - Machanick (2001) (Correct)
0.1: Windows Scheduling Problems for Broadcast Systems - Amotz Bar-Noy Richard (Correct)
0.1: Rationale, Design and Performance of the Hydra.. - Olukotun, Bergmann.. (Correct)
BibTeX entry: (Update)
@misc{ swanson-wavescalar,
author = "Steven Swanson and Ken Michelson and Mark Oskin",
title = "WaveScalar",
url = "citeseer.ist.psu.edu/article/swanson03wavescalar.html" }
Citations (may not include all citations):983 The Art of Scientific Computing (context) - Press, Teukolsky et al. - 1992
415 Efficiently computing static single assignment form and the .. - Cytron, Ferrante et al. - 1991
320 Mediabench: A tool for evaluating and synthesizing multimedi.. - Lee, Potkonjak et al. - 1997
269 Multiscalar processors - Sohi, Breach et al. - 1995
251 Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
230 Limits of instruction-level parallelism - Wall - 1991
214 Combining Branch Predictors - McFarling - 1993
175 Complexity-effective superscalar processors - Palacharla, Jouppi et al. - 1997
158 Effective compiler support for predicated execution using th.. - Mahlke, Lin et al. - 1992
157 Limits of control flow on parallelism - Lam, Wilson - 1992
152 structures: Data structures for parallel computing - Arvind, Nikhil - 1989
151 Baring it all to software: Raw machines - Waingold, Taylor et al. - 1997
150 An efficient algorithm for exploiting multiple arithmetic un.. (context) - Tomasulo - 1967
133 Fine-grain parallelism with minimal hardware support: A comp.. - Culler, Sah et al. - 1991
121 Monsoon: An explicit token-store architecture (context) - Papadopoulos, Culler - 1990
117 Clock rate versus IPC: The end of the road for conventional .. - Agarwal, Hrishikesh et al. - 2000
102 Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997
97 The case for a single-chip multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
75 Measuring parallelism in computation-intensive scientific/en.. (context) - Kumar - 1988
74 Speculative versioning cache - Gopal, Vijaykumar et al. - 1998
74 Dataflow supercomputers (context) - Dennis - 1980
71 Space-time scheduling of instruction-level parallelism on a .. - Lee - 1998
71 First version data flow procedure language (context) - Dennis - 1991
69 Executing a program on the mit tagged-token dataflow archite.. (context) - Arvind - 1990
67 ARB: a hardware mechanism for dynamic reordering of memory r.. - Franklin, Sohi - 1996
63 An architecture of a dataflow single chip processor (context) - Sakai, Yamaguchi et al. - 1989
60 Smart memories: A modular reconfigurable architecture (context) - Mai, Paaske et al. - 2002
58 DIVA: A reliable substrate for deep submicron microarchitect.. - Austin - 1999
49 An economical solution to the cache coherence problem (context) - Archibald, Baer - 1984
46 The manchester prototype dataflow computer (context) - Gurd, Kirkham et al. - 1985
37 Look-ahead processors (context) - Keller - 1975
36 A design space evaluation of grid processor architectures - Nagarajan, Sankaralingam et al. - 2001
32 Cache design in the tightly coupled multiprocessor system (context) - Tang - 1976
27 A preliminary architecture for a basic dataflow processor (context) - Dennis - 1975
25 RISC i: A reduced instruction set vlsi computer (context) - Patterson, Sequin - 1981
25 The parallel programming language id and its compilation for.. (context) - Nikhil - 1990
21 Nanofabrics: Spatial computing using molecular electronics - Goldstein, Budiu - 2001
20 The Stanford Hydra CMP (context) - Hammond, Hubbert et al. - 1999
16 An instruction set and microarchitecture for instruction lev.. - Kim, Smith - 2002
16 M-structures: Extending a parallel, non-strict, functional l.. - Barth, Nikhil - 1991
13 Two fundamental limits on dataflow multiprocessing - Culler, Schauser et al. - 1993
12 Safetynet: improving the availability of shared memory multi.. - Sorin, Martin et al. - 2002
10 The program dependence web: a representation supporting cont.. (context) - Ottenstein, Ballance et al. - 1990
10 Pegasus: An efficient intermediate representation - Budiu, Godstein - 2002
8 The epsilon dataflow processor (context) - Grafe, Davidson et al. - 1989
8 Evaluation of a prototype data flow processor of the sigma-1.. (context) - Shimada, Hiraki et al. - 1986
8 The raw compiler project - Agarwal, Amarasinghe et al. - 1997
7 Lucid, a nonprocedural language with iteration (context) - Ashcroft, Wadge - 1977
7 The val language: Description and analysis (context) - McGraw - 1982
6 The optimal logic depth per pipeline stage is 6 to 8 fo4 inv.. (context) - Hrishikesh, Burger et al. - 2002
5 The optimal useful logic depth per pipeline stage is 6-8 fo4 (context) - Hrishikesh, Jouppi et al. - 2002
4 The architecture and system method of ddm1: A recursively st.. (context) - Davis - 1978
4 Using an oracle to measure potential parallelism in single i.. (context) - Nicolau, Fisher - 1981
4 The Misconstrued Semicolon: Reconciling Imperative Languages.. (context) - Veen - 1980
3 The fool programming language: Integrating single-assignment.. (context) - Murer, Marti - 1992
3 IMAGINE: Signal and image processing using streams (context) - Khailany, Dally et al. - 2000
3 Dddp-a distributed data driven processor (context) - Kishi, Yasuhara et al. - 1983
3 chip 3mb subarray based 3rd level cache on an itanium microp.. (context) - Weiss, Wuu et al. - 2002
3 An evaluation of speculative instruction execution on simult.. (context) - Swanson, McDowell et al. - 2002
2 Introduction: Special issue on microprocessor verification (context) - Hunt - 2002
2 Equator Technologies (context) - datasheet - 2001
2 Configuration by combustion: Online simulated annealing for .. (context) - Swanson, Michelson et al. - 2002
2 Intel Itanium processor core (context) - Sharangpani - 2000
2 A flow analysis procedure for the translation of high-level .. (context) - Allan, Oldehoeft - 1980
1 High-performance computing on intel architecture (context) - Cornelius - 2002
1 Driving convergence through silicon integration (context) - Otellini - 2002
1 A dual-issue floating-point coprocessor with simd architectu.. (context) - Rogenmoser, O'Donnell et al. - 2002
Documents on the same site (http://www.cs.washington.edu/research/tr/tr-by-name.html): More
A Multiresolution Framework for Dynamic Deformations - Capell, Green, Curless.. (2002) (Correct)
Composing Dataflow Analyses and Transformations - Lerner, Grove, Chambers (2001) (Correct)
A Bilinear Model for Sparse Coding - Grimes, Rao (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC