Marcio T. Oliveira, Alan J. Hu  Home/Search
Context Related
| sigda.org/Archives/Proceedin...09_2.pdf cs.ubc.ca/spider/ajh/mypap...2002OH.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: sigda.org/Archives/Proce...dactoc (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attack this problem, several researchers have proposed monitor-based methodologies, which offer many benefits. This paper presents a novel, high-level specification style for these monitors, along with a linear-size, linear-time translation algorithm into monitor circuits. The specification style naturally fits the complex, ... (Update)
Context of citations to this paper: More
...bus protocols has not been studied until recently. In particular, 11] formally specifies the pipelined Itanium bus protocol. In [9], monitors are developed for watching the components (such as master, slave) connected to a bus system at run time; this methodology is...
Cited by: More
Using formal techniques to Debug the AMBA System-on-Chip .. - Abhik Roychoudhury.. (2003) (Correct)
Similar documents (at the sentence level):
59.6%: High-Level Specification and Automatic Generation of - Ip Interface Monitors (Correct)
Active bibliography (related documents): More All
0.3: PROSPER: An Investigation into Software Architecture for Embedded .. - Melham (Correct)
0.3: Towards Formal Verification on the System Level - Drechsler (2004) (Correct)
0.2: Deriving a Simulation Input Generator and a Coverage Metric.. - Shimizu, Dill (2002) (Correct)
Similar documents based on text: More All
0.7: Issn 1292-862 - Tima Lab Research (Correct)
0.3: Fast Specification of Cycle-Accurate Processor Models - Chang, Hu (2001) (Correct)
0.3: Monitor-Based Formal Specification of PCI - Shimizu, Dill, Hu (Correct)
Related documents from co-citation: More All
2: A Specification Methodology by a Collection of Compact Properties as Applied to .. - Shimizu, Dill et al. - 2001
2: Model Checking - Clarke, Grumberg et al. - 1994
2: Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic S.. (context) - Clarke, Emerson et al. - 1986
BibTeX entry: (Update)
M. Oliveira and A. Hu. High-level specification and automatic generation of IP interface monitors. In ACM/IEEE Design Automation Conference, 2002. http://citeseer.ist.psu.edu/article/oliveira02highlevel.html More
@misc{ oliveira02highlevel,
author = "M. Oliveira and A. Hu",
title = "High-level specification and automatic generation of IP interface monitors",
text = "M. Oliveira and A. Hu. High-level specification and automatic generation
of IP interface monitors. In ACM/IEEE Design Automation Conference, 2002.",
year = "2002",
url = "citeseer.ist.psu.edu/article/oliveira02highlevel.html" }
Citations (may not include all citations):397 Design and synthesis of synchronization skeletons using bran.. (context) - Clarke, Emerson - 1981
24 Monitor-based formal specification of PCI - Shimizu, Dill et al. - 1954
13 Modeling design constraints and biasing in simulation using .. - Yuan, Shultz et al. - 1999
13 Design constraints in symbolic model checking (context) - Kaufmann, Martin et al. - 1998
11 Recognizing regular expressions by means of dataflow network.. - Raymond - 1996
10 The ForSpec temporal logic: A new temporal property-specific.. - Armoni, Fix et al. - 2002
6 AMBA Specification (context) - Limited - 1999
6 A specificationmethodology by a collection of compact proper.. - Shimizu, Dill et al. - 2001
5 High-level symbolic construction techniques for high perform.. (context) - Seawright, Brewer - 1993
4 Open Core Protocol Specification (context) - Incorporated
3 Principles of Verifiable RTL Design (context) - Bening, Foster - 2001
1 Computer-Aided Verification: 13th Intl Conf (context) - Beer, Ben-David et al. - 2001
1 Computer-Aided Verification: 8th Intl Conf (context) - Kupferman, Vardi - 1996
1 Compositional verificationof ATM switch module using interfa.. (context) - Compositional, ATM et al. - 2000
Documents on the same site (http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac2002/papers/2002/dac02/htmfiles/sun_sgi/dactoc.htm): More
High-Level Synthesis of Multiple-Precision Circuits.. - Molina, Mendas, Hermida (2002) (Correct)
On Output Response Compression in the Presence of Unknown .. - Pomeranz, Kundu, Reddy (2002) (Correct)
Timing Model Extraction of Hierarchical Blocks by Graph Reduction - Moon (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC