Logic and High Level Synthesis for Communication Protocols
Download:
|
|
by Ricardo N. B. Lima, Emerson Carli, Aloysio C. P. Pedroza, Luci Pirmez, Antonio C. De Mesquita
http://www.gta.ufrj.br/ftp/gta/TechReports/LCP99b.ps.gz
Add To MetaCart
Abstract:
This work presents the results obtained using a methodology that allows the hardware implementation and the rapid prototyping of communication protocols through Logic and High Level Synthesis. The implementation results of different description styles of protocols and a comparison among the protocol implementation using the High Level Synthesis technique with standard cells library and the implementation using Programmable Logic Device (PLD) are presented. The results include area analysis and clock frequency evaluation of synthesized hardware. 1
Citations
| 259 | High-Level Synthesis: Introduction to Chip and System Design – Gajski, Dutt, et al. - 1992 |
| 44 | A Formal Description Technique Based on an Extended State Transition Model – ESTELLE - 1988 |
| 4 | Uma Metodologia para a Implementac~ao de Sistemas Distribu'idos em Hardware a partir de uma Descric~ao Formal – Pirmez - 1996 |
| 3 | Projeto de Protocolos visando a Implementac ao em Hardware: aplicac ao ao Protocolo IPv6 no Ambito da Abordagem – Carli - 1998 |
| 3 | Projeto de Protocolos visando a Implementac ao em Hardware: Aplicac ao ao Caso do Protocolo AAL5 para Redes ATM – Lima - 1998 |
| 3 | Analysis of different protocol description styles in VHDL to high-level synthesis – Pirmez, Rahmouni, et al. - 1996 |
| 3 | Behavioral Compiler User Guide Online Documentation – Synopsys - 1998 |
