MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  An energy estimation framework with integrated hardware-software optimizations (2000) [3 citations — 2 self]

Download:
pdf | ps
by N. Vijaykrishnan, M. J. Irwin, H. Kim, W. Ye
In Proceedings of the International Symposium on Computer Architecture
http://www.cse.psu.edu/~mdl/paper/isca_2k.ps
Add To MetaCart

Abstract:

With the emergence of a plethora of embedded and portable applications, energy dissipation has joined throughput, VLSI layout area, and accuracy/precision as a major design constraint. Thus, designers must be concerned with both optimizing and estimating the energy consumption of circuits, architectures, and software. Most of the research in energy optimization and/or estimation has focused on single components of the system and has not looked across the interacting spectrum of the hardware and software. The novelty of our new energy estimation framework, SimplePower, is that it evaluates the energy considering the system as a whole rather than just as a sum of parts, and that it concurrently supports both compiler and architectural experimentation. We present the design and use of the SimplePower framework that includes a transition-sensitive, cycle-accurate datapath energy model that interfaces with analytical and transition-sensitive energy models for the memory and bus subsystems, respectively. Such an architectural-level energy estimation framework is invaluable in making good energyconscious decisions early in the design cycle. We analyzed the energy consumption of ten codes from the multidimensional array, a domain that is important for embedded video and signal processing systems, after applying different compiler and architectural optimizations. Our experiments demonstrate that early estimates from the SimplePower energy estimation framework can help one to identify the system energy hotspots and enable architects and compiler designers to focus their efforts on these areas.

Citations

1253 The Simplescalar toolset, version 2.0 – Burger, Austin - 1997
657 Advanced Compiler Design and Implementation – Muchnick - 1997
549 High-Performance Compilers for Parallel Computing – Wolfe
145 The Filter Cache: An Energy Efficient Memory Structure – Kin, Gupta, et al. - 1997
129 Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design – Catthoor, Wuytack, et al. - 1998
115 Proactive computing – Tennenhouse - 2000
107 Instruction level power analysis and optimization of software – Tiwari, Malik, et al. - 1996
100 Analytical Energy Dissipation Models for Low Power Caches – Kamble, Ghose - 1997
100 Combining loop transformations considering caches and scheduling – Wolf, Maydan, et al. - 1996
77 A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems – Li, Henkel - 1998
67 Way-predicting set-associative cache for high performance and low energy consumption – Inoue, Ishihara, et al. - 1999
65 Memory Exploration for Low Power Embedded Systems – Shiue, Chakrabarti - 1999
61 Predictive sequential as-sociative cache – Calder, Grunwald, et al. - 1996
54 Power consumption estimation in CMOS VLSI chips – Liu, Svensson - 1994
44 Improving locality using loop and data transformations in an integrated framework – Kandemir, Choudhary, et al. - 1998
42 Energy Characterization Based on Clustering – Mehta, Owens, et al. - 1996
37 Trends in low-power RAM circuit technologies – Itoh, Sasaki, et al. - 1995
31 Code generation and optimization for embedded digital signal processors – LIAO - 1996
29 Architectural Exploration and Optimization of Local Memory in Embedded Systems – Panda, Dutt, et al. - 1997
29 Cache designs for energy efficiency – Su, Despain - 1995
26 Power and performance tradeoffs using various caching strategies – Bahar, Albera - 1998
21 Software Design for Low Power – Roy, Johnson - 1996
18 Analysis of Power Consumption in Memory Hierarchies – Hicks, Walnock, et al. - 1997
16 Unroll-and-jam using uniformly generated sets – Carr, Guan - 1997
13 M32R/D-Integrating DRAM and Microprocessor – Nunomura, Manijikian - 1997
11 Validation of an architectural level power analysis technique – Chen, Owens, et al. - 1998
9 Emerging power management tools for processor design – Blaauw, Dharchoudhury, et al. - 1998
4 Energy issues in multimedia systems – Irwin, Vijaykrishnan - 1999
4 High performance DSPs - what's hot and what's not – Ackland, Nicol - 1998
3 Clock power issues in system-on-chip designs – Chen, Vijaykrishnan, et al. - 1999
3 Inexpensive implementations of self-associativity – Kessler, Jooss, et al. - 1989
2 Embedded dram finds growing niche – Song - 1997
2 Star-Hspice User's Manual Version 96.1 – META-SOFTWARE - 1996
2 Power-area trade-offs in divided word line memory arrays – Chang, Irwin, et al. - 1997