(Enter summary)
Abstract: This article is like a tutorial. It introduces an automatic technique to verify programs
called model checking. There are various ways this task can be performed. We select a
point in the spectrum and explain the key ideas. These include modelling programs as
automata, specifying the required behaviour in terms of a temporal logic and using the
output generated by a model checker to debug the program. We also provide a variety
of references on the different approaches to model checking. (Update)
Active bibliography (related documents): More All
0.4: Timed Automata and Embedded Systems - Krishnan
(Correct)
0.3: Safety Critical Embedded Systems Design: the SACRES approach - Benveniste (1998)
(Correct)
0.3: Specification, Verification and Synthesis: An Example - Krishnan
(Correct)
Similar documents based on text: More All
0.3: Specifying Asynchronous Transfer of Control - Krishnan, Mosses (1991)
(Correct)
0.3: A Process Algebraic Approach To Time Granularity Semantics - Padmanabhan Krishnan..
(Correct)
0.3: Deriving Distributed Processes from Concurrent Processes - Krishnan
(Correct)
BibTeX entry: (Update)
@misc{ krishnan-modelchecking,
author = "Padmanabhan Krishnan",
title = "Model-Checking and its Relevance",
url = "citeseer.ist.psu.edu/554763.html" }
Citations (may not include all citations):
1174
Statecharts: A Visual Formalism for Complex Systems
- HAREL - 1987
725
Temporal and modal logic (context) - EMERSON - 1990
206
The Model Checker SPIN
- HOLZMANN - 1997
202
Modal and temporal logics (context) - STIRLING - 1992
113
Requirements specification for process control systems
- LEVESON, HEIMDAHL et al. - 1994
102
Symbolic Model Checking: 10 20 States and Beyond (context) - BURCH, CLARKE et al. - 1992
84
Another Look at LTL Model Checking
- CLARKE, GRUMBERG et al. - 1997
80
MOCHA: modularity in model checking
- ALUR, HENZINGER et al.
42
Verification of an audio protocol with bus collision using U..
- BENGTSSON, GRIFFIOEN et al. - 1996
30
STeP: Deductive algorithmic verification of reactive and rea.. (context) - BJORNER, BROWNE et al. - 1996
20
Symbolic model checking for eventdriven real-time systems (context) - YANG, MOK et al. - 1997
16
Tamagotchis need not die -- Verification of STATEMATE design..
- BROCKMEYER, WITTICH - 1998
15
Formal Design and Analysis of a Gear Controller
- LINDAHL, PETTERSSON - 1998
12
Hyperdocuments as Automata: Verification of Trace Based Brow..
- STOTTS, FURUTA et al. - 1998
11
A Graphical Environment for the Design of Concurrent Real-Ti..
- MOSER, RAMAKRISHNA et al. - 1997
7
the Need for Practical Formal Methods
- HEITMEYER - 1998
3
Formal Verification of SDL Systems at the Siemens Mobile Pho.. (context) - REGENSBURGER, BARNARD - 1998
3
Formal methods in an industrial environment (context) - CUELLAR
1
Tenth International Worshop on Computer Aided Verification (context) - HU, VARDI et al. - 1998
1
A Case Study in Specifying and Testing Architectural Feature..
- KRISHNAN - 1994
1
Modelling and Verification of sC++ Applications (context) - CATTEL - 1998
1
Independence in Architectural Descriptions (context) - Architectural, SE et al. - 1998
Documents on the same site (http://www.cosc.canterbury.ac.nz/~paddy/pubs/): More
Decomposition of Timed Automata - Padmanabhan
(Correct)
Protocol Specification and Verification of Security.. - Krishnan, Renaud
(Correct)
A Semantic Characterisation for Faults in Replicated Systems - Krishnan
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC