See this document in CiteSeerX!

Maximizing The Fault-Tolerance Of Application Programmable Specific Signal Processors  (Make Corrections)  
Kyosun Kim, Ramesh Karri, Miodrag Potkonjak



  Home/Search   Context   Related

 
View or download:
ucla.edu/~miodrag/pap...Kim_VLSI_96.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ucla.edu/~miodrag/papers/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: As witnessed by their recent rapid market growth appli- cation specific programmable processors provide an attractive alternative to both fully programmable and fully custom hardware platforms. ASPP are data paths whicln provide efficient implementation for any of k functional specifications assuming that only one will be executed at any given time. In this research we combine the flexibility provided by multiple functionallties with judicious operation-to-application allocation to maximize the ... (Update)

Similar documents (at the sentence level):
6.3%:   Heterogeneous Built-in Resiliency of Application Specific.. - Kim, Karri, Potkonjak (1996)   (Correct)

Active bibliography (related documents):   More   All
0.3:   Exploiting Idle cycles for Algorithm Level Re-Computing - Wu, Karri (2002)   (Correct)
0.3:   Phantom Redundancy: A High-Level Synthesis Approach For.. - Iyer, Karri, Koren (1995)   (Correct)
0.2:   Introspection: A Low Overhead Binding Technique During.. - Iyer, Karri (1996)   (Correct)

Similar documents based on text:   More   All
1.0:   Synthesis of Application Specific Programmable Processors - Kim, Karri, Potkonjak (1997)   (Correct)
0.5:   Micro-Preemption Synthesis: An Enabling Mechanism for.. - Kim, Karri, Potkonjak (1997)   (Correct)
0.4:   Power Efficient Mediaprocessors: Design Space Exploration - Johnson Chunho Lee   (Correct)

BibTeX entry:   (Update)

@misc{ kim-maximizing,
  author = "Kyosun Kim and Ramesh Karri and Miodrag Potkonjak",
  title = "Maximizing The Fault-Tolerance Of Application Programmable Specific Signal
    Processors",
  url = "citeseer.ist.psu.edu/546288.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Ap- proach (context) - Patterson, I-Ienessy - 1989
308   Digital Systems Testing and Testable designs (context) - Abramovici, Breuer et al. - 1990
171   Synthesis and Optimization of Digital Circuits (context) - De Micheli
150   Static Scheduling of Synchronous Data flow Programs for Digi.. (context) - Lee, Messerschmitt - 1987
138   The High-Level Synthesis of Digital Systems (context) - McFarland, Parker et al. - 1990
114   Fast Prototyping of Data Path Intensive Architectures (context) - Rabaey - 1991
31   Architecture of FieldProgrammable Gate Arrays (context) - Rose, Gamal et al. - 1993
9   A review of fault-tolerant techniques for the enhancement of.. (context) - Moore - 1986
7   Phantom Redundancy: A High-Level Synthesis Approach for Manu.. - Iyer, Karrl et al. - 1995
5   High Level Synthesis Techniques for Efficient Built-in Self .. (context) - Guerra - 1993
1   Synthesis Me thods for Field Programmable Gate Arrays (context) - Gamal, Rose et al. - 1993
1   Automatic Synthesis of Self-Recovering VLSI Sys- tems (context) - Orailogln, Karri - 1996
1   A leconfigurable 64-tap Transversal Filter (context) - Stearns, Luthl et al. - 1988
1   Reliable Computer 3yacraa: Dcalgn and Evalua- tion (context) - glewiorek, Swartz
1   AFP MB86975 Data Sheet (context) - Inc - 1987

Documents on the same site (http://www.cs.ucla.edu/~miodrag/papers/):   More
FPGA Fingerprinting Techniques for Protecting.. - Lach, Mangione-Smith, .. (1998)   (Correct)
Analysis of Watermarking Techniques for Graph Coloring Problem - Qu, Potkonjak (1998)   (Correct)
Behavioral-Level Synthesis of Heterogeneous BISR.. - Guerra, Potkonjak.. (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC