Koen Claessen, Gordon Pace  Home/Search
Context Related
| verimag.imag.fr/~pace/R...dcc2002.ps.gz um.edu.mt/~gpac1/Resear...dcc2002.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: verimag.imag.fr/~pace/papers (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Various languages have been proposed to describe synchronous hardware at an abstract, yet synthesisable level. We propose a uniform framework within which such languages can be developed, and combined together for simulation, synthesis, and verification. We do this by embedding the languages in Lava --- a hardware description language (HDL), itself embedded in the functional programming language Haskell. The approach allows us to easily experiment with new formal languages and language... (Update)
Context of citations to this paper: More
.... languages in a straightforward, yet safe manner This session closed the course by presenting our then ongoing research into this problem [4]. Everyday, the students had to solve a number of problems in circuit design. The problems depended on the topic covered during the...
.... languages in a straightforward, yet safe manner This session closed the course by presenting our then ongoing research into this problem [4]. Everyday, the students had to solve a number of problems in circuit design. The problems depended on the topic covered during the day,...
Cited by: More
Computer-Aided Verification: How to Trust a Machine with Your Life - Pace (2003) (Correct)
Verifying Hardware Compilers - Pace, Claessen (2005) (Correct)
Safety Property Verification of Cyclic Circuits - Claessen (2002) (Correct)
Similar documents (at the sentence level):
79.8%: An Embedded Language Framework for Hardware Compilation - Claessen, Pace (2002) (Correct)
Active bibliography (related documents): More All
0.3: An Embedded Language Approach to Teaching Hardware Compilation - Claessen, Pace (2002) (Correct)
0.3: Timing Verification of Dynamically Reconfigurable.. - Robertson.. (2002) (Correct)
0.3: A ProCoS-WG Working Group Final Report: ESPRIT.. - Bowen, Hoare.. (1998) (Correct)
Similar documents based on text: More All
0.3: The Design and Verification of a Sorter Core - Claessen, Sheeran, Singh (2001) (Correct)
0.3: Gate Level Description of Synchronous Hardware and Automatic.. - Bjesse (2001) (Correct)
0.2: Lava: Hardware Design in Haskell - Bjesse, Claessen, Sheeran (1998) (Correct)
Related documents from co-citation: More All
3: The design and verification of a sorter core - Claessen, Sheeran et al. - 2001
2: available from httpwww (context) - Specification, http et al.
2: A Statically Allocated Parallel Functional Language - Mycroft, Sharp - 2000
BibTeX entry: (Update)
Koen Claessen and Gordon Pace. An embedded language framework for hardware compilation. In DCC'02, ETAPS, Grenoble, France, 2002. http://citeseer.ist.psu.edu/article/claessen02embedded.html More
@inproceedings{ claessen02embedded,
author = "K. Claessen and G. Pace",
title = "An embedded language framework for hardware compilation",
booktitle = "DCC'02, ETAPS, Grenoble, France.",
year = "2002",
url = "citeseer.ist.psu.edu/article/claessen02embedded.html" }
Citations (may not include all citations):372 SIS: A system for sequential circuit synthesis - Sentovich, Singh - 1992
235 The synchronous dataflow programming language Lustre - Halbwachs, Caspi et al. - 1991
84 Operational and compositional semantics of synchronous autom.. - Maraninchi - 1992
60 The constructive semantics of Pure Esterel - Berry - 1999
55 Available from httpwww (context) - The, Available et al. - 2000
47 Constructive analysis of cyclic circuits - Shiple, Berry et al. - 1996
46 Compiling Occam into field-programmable gate arrays - Page, Luk - 1991
36 Towards a provably correct hardware implementation of Occam - He, Page et al. - 1993
35 Constructing hardware-software systems from a single descrip.. - Page - 1996
26 Checking safety properties using induction and a SAT-solver (context) - Sheeran, Singh et al. - 2000
25 Building domain-specific embedded languages - Hudak - 1996
20 QuickCheck: A light-weight tool for random testing of Haskel.. - Claessen, Hughes - 2000
17 Compiling Occam into silicon (context) - May - 1990
15 Mode-automata: About modes and states for reactive systems - Maraninchi, Remond - 1998
15 Simon Peyton Jones and John Hughes (context) - Jones, Report et al. - 1999
12 Hardware compilation: Translating programs into circuits (context) - Wirth - 1998
11 Recognizing regular expressions by means of dataflow network.. - Raymond - 1996
8 The design and verification of a sorter core - Claessen, Sheeran et al. - 2001
8 A tutorial on Lava: A hardware description and verification .. - Claessen, Sheeran - 2000
8 a Lustre-based hardware design environment (context) - Rocheteau, Halbwachs - 1991
3 Provably correct hardware compilation using timing diagrams - Schenke, Dossis - 1997
3 Lava and JBits: From HDL to bitstream in seconds - Singh, James-Roxby - 2001
2 Available from httpwww verimag (context) - of, from et al. - 1993
1 Compositionality criteria for defining mixed-styles synchron.. - Maraninchi, Remond - 1997
1 the combination of synchronous languages - Poigne, Holenderski - 1997
1 Safety property verification of cyclic circuits - Claessen - 2002
Documents on the same site (http://www-verimag.imag.fr/~pace/papers.html): More
Correct Hardware Compilation with Verilog HDL - Pace (Correct)
Formal Reasoning with Verilog HDL - Pace, He (1998) (Correct)
The Semantics of Verilog Using Transition System Combinators - Pace (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC