Narayan Ranganathan, Manoj Franklin  Home/Search
Context
Related
| umd.edu/~manoj/papers...pews_journal.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umd.edu/~manoj/publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents a microarchitecture based on exploiting the locality of data dependences for efficiently executing many instructions per cycle. The instruction window is split into multiple hardware units, and the instruction stream is distributed among them in such a way that data dependent instructions are generally allocated to the same unit. The fetch bandwidth of the processor is enhanced by doing control predictions at a level higher than that of branches, which permits fetching a... (Update)
Active bibliography (related documents): More All
0.1: An Empirical Study of Decentralized ILP Execution Models - Ranganathan, Franklin (1998) (Correct)
0.0: Trace Processors: Exploiting Hierarchy And Speculation - Rotenberg (1999) (Correct)
0.0: Improving Superscalar Instruction Dispatch and Issue by.. - Vajapeyam, Mitra (1997) (Correct)
Similar documents based on text: More All
0.5: Complexity-Effective Superscalar Processors - Palacharla (1997) (Correct)
0.5: Branch Prediction in Multi-Threaded Processors - Gummaraju, Franklin (Correct)
0.5: An Instruction Set and Microarchitecture for Instruction Level.. - Kim, Smith (2002) (Correct)
BibTeX entry: (Update)
@misc{ ranganathan-pews,
author = "Narayan Ranganathan and Manoj Franklin",
title = "The PEWs Microarchitecture: Reducing Complexity Through Data Dependence
based Decentralization",
url = "citeseer.ist.psu.edu/528592.html" }
Citations (may not include all citations):67 ARB: A Hardware Mechanism for Dynamic Reordering of Memory O.. - Franklin, Sohi
62 The Multicluster Architecture: Reducing Cycle Time Through P.. - Farkas, Chow et al. - 1997
39 The Multiscalar Architecture - Franklin - 1993
36 Control Flow Pre- diction with Tree-like Subgraphs for Super.. (context) - Dutta, Franklin - 1995
28 Register Traffic Analysis for Streamlining Inter-Operation C.. - Franklin, Sohi - 1992
25 Single-Program Speculative Multithreading (SPSM) Architectur.. (context) - Dubey, O'Brien et al. - 1995
Documents on the same site (http://www.ece.umd.edu/~manoj/publications.html):
An Empirical Study of Decentralized ILP Execution Models - Ranganathan, Franklin (1998) (Correct)
A General Compiler Framework for Speculative Multithreading - Bhowmik, Franklin (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC