(Enter summary)
Abstract: Current methods of designing VLSI chips do not insure that the chips will perform correctly
when manufactured. Because the turnaround time on chip fabrication varies from a few weeks'to a
few months, a scheme other than "try it and see if it works" is needed. Checking of chips by hand
simulation and visual inspection of checkplots will not catch all of the erros In addition, the
number of transistors per chip is likely to increase from ten thousand to over a million in the next
few years. lhis... (Update)
Similar documents based on text: More All
0.3: A Framework For Solving Vlsi Graph Layout Problems - Bhatt, Leighton (1984)
(Correct)
0.3: Nested Transactions: An Approach to Reliable Distributed Computing - Eliot, Moss (1981)
(Correct)
0.3: Final Report of the Multics Kernel Design Project - Schroeder, Clark, Saltzer.. (1977)
(Correct)
BibTeX entry: (Update)
@techreport{ baker80artwork,
author = "C. M. Baker",
title = "{ARTWORK} {ANALYSIS} {TOOL} {FOR} {VLSI} {CIRCUITS}",
number = "MIT/LCS/TR-239",
pages = "75",
year = "1980",
url = "citeseer.ist.psu.edu/521147.html" }
Citations not processed or no citations identified.
Documents on the same site (http://www.lcs.mit.edu/publications/pubs/pdf/): More
Proving Correctness of a Distributed Shared Memory Implementation - Castro (1999)
(Correct)
Experience with Fine-Grain Synchronization in MIMD Machines.. - Yeung, Agarwal (1993)
(Correct)
Write Barrier Removal by Static Analysis - Zee, Rinard (2002)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC