(Enter summary)
Abstract: This work presents a new model for multistream speculative
instruction fetch in superscMar architectures. The performance evMuation
of a superscalar architecture with this feature is presented in order
to validate the model and to compare its performance with a real superscalar
architecture. This model intends to ehminate the instruction
fetch latency introduced by branch instructions in superscalar pipehnes. (Update)
Active bibliography (related documents): More All
0.2: Branch Prediction X Performance: an analysis on.. - Pizzol, Pilla, Navaux (2001)
(Correct)
0.2: Static Branch Prediction Using High-Level Language Control.. - Sokolova, Kaeli
(Correct)
0.2: Software and Hardware Techniques for Efficient Polymorphic Calls - Driesen (1999)
(Correct)
Similar documents based on text: More All
0.6: AXIS a Java implementation of a data exchange architecture .. - Mergen, Heuser, Kroth
(Correct)
0.5: Quantitative Study of Data Caches on a Multistreamed.. - Nemirovsky, Yamamoto (1998)
(Correct)
0.5: Component Interface Pattern - Silva, Price (2002)
(Correct)
BibTeX entry: (Update)
@inproceedings{ santos98analysing,
author = "Rafael R. dos Santos and Philippe O. A. Navaux",
title = "Analysing a Multistreamed Superscalar Speculative Fetch Mechanism",
booktitle = "European Conference on Parallel Processing",
pages = "1010-1017",
year = "1998",
url = "citeseer.ist.psu.edu/520138.html" }
Citations (may not include all citations):
146
A Comparison of Dynamic Branch Predictors that use Two Level..
- Tsc-Yu, Yale - 1993
57
Simultaneous Multithreading: A Platform for Next-Generation ..
- Susan - 1997
4
Reducing the Impact of the Branch Problem in Super- pipeline.. (context) - Adam - 1995
1
Branching on Superscalar Machines: Speculative Execution of .. (context) - Richard - 1995
1
Two-Level Adaptive Trafining Branch Pre- diction (context) - Tse-Yu, Yale - 1991
1
A Mechanism for Multistreamed Speculative Instruction Fetch (context) - Rafael, dos - 1997
1
Computer Architetcure News (context) - SOHI, BREACH et al. - 1995
1
Trace Processors: Moving to Fourth-Generation (context) - James, VAJAPEYAM - 1997
1
A Superscalar Architecture with Multiple Instruction Streams (context) - FILHO - 1996
Documents on the same site (http://www-gppd.inf.ufrgs.br/projects/apse/index.html):
Process Prefetching for a Simultaneous Multithreaded.. - Goncalves, Sagula.. (1999)
(Correct)
A Simulator for SMT Architectures: Evaluating.. - Goncalves.. (2000)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC