Marcio G. Silva, Ines C. Dutra, Ricardo Bianchini, Vítor Santos Costa  Home/Search
Context
Related
Links: ACM DBLP | cos.ufrj.br/~ines/papers/padl99.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cos.ufrj.br/~ines/publ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this work we investigate how different machine settings for a hardware Distributed Shared Memory (DSM) architecture affect the performance of parallel logic programming (PLP) systems. We use execution-driven simulation of a DASH-like multiprocessor to study the impact of the cache block size, the cache size, the network bandwidth, the write buffer size, and the coherence protocol on the performance of Andorra-I, a PLP system capable of exploiting implicit parallelism in Prolog... (Update)
Similar documents (at the sentence level): More
33.5%: The Influence of Parallel Computer Architectural.. - Silva, Dutra.. (Correct)
21.3%: Evaluating the Impact of Coherence Protocols on Parallel.. - Costa, Bianchini, Dutra (1996) (Correct)
17.7%: Evaluating Parallel Logic Programming Systems on Scalable .. - Costa, Bianchini, Dutra (Correct)
Active bibliography (related documents): More All
0.7: Neural Network Parallel Simulation with Logic Programming - Exte Nd Ed (Correct)
0.3: Performance Evaluation of Or-Parallel Logic Programming.. - Calegario, Dutra (1999) (Correct)
0.3: Executing Formal Specifications with Constraint Programming - Wahls, Leavens, Baker (1998) (Correct)
BibTeX entry: (Update)
@article{ silva99influence,
author = "Marcio G. Silva and In{\^e}s C. Dutra and Ricardo Bianchini and V{\'\i}tor Santos Costa",
title = "The Influence of Architectural Parameters on the Performance of Parallel Logic Programming Systems",
journal = "Lecture Notes in Computer Science",
volume = "1551",
pages = "122--??",
year = "1999",
url = "citeseer.ist.psu.edu/510941.html" }
Citations (may not include all citations):357 The directory-based cache coherence protocol for the DASH mu.. (context) - Lenoski, Laudon et al. - 1990 ACM DBLP
142 Mint: A front end for efficient simulation of sharedmemory m.. - Veenstra, Fowler - 1994
120 The Aurora Or-parallel Prolog System (context) - Lusk, Warren et al. - 1990 ACM DBLP
111 Using cache memory to reduce processor-memory traffic (context) - Goodman - 1983 ACM DBLP
94 The dash prototype: Logic overhead and performance - Lenoski, Laudon et al. - 1993 DBLP
82 Andorra-I: A Parallel Prolog System that Transparently Explo.. - Costa, Warren et al. - 1991 DBLP
57 The detection and elimination of useless misses in multiproc.. - Dubois, Skeppstedt et al. - 1993 ACM DBLP
36 The Abstract Machine and Implementation of Parallel Parlog (context) - Crammond - 1990 DBLP
20 Flexible Scheduling of Or-Parallelism in Aurora: The Bristol.. (context) - Beaumont, Raman et al. - 1991
18 Algorithms for categorizing multiprocessor communication und.. - Bianchini, Kontothanassis - 1995
16 Strategies for Scheduling And- and Or-Work in Parallel Logic.. - Dutra - 1994
15 Distributing And- and Or-Work in the Andorra-I Parallel Logi.. - Dutra - 1995 ACM
12 Parallel Prolog on a Scalable Multiprocessor (context) - Raina, Warren et al. - 1992
11 Memory Performance of Prolog Architectures (context) - Tick - 1987 ACM
8 Optimising Parallel Logic Programming Systems for Scalable M.. - Costa - 1998 ACM DBLP
8 The Dragon Computer System (context) - McCreight - 1984
8 Parallel Logic Programming Systems on Scalable Multiprocesso.. (context) - Costa, Dutra - 1997
3 An evaluation of Penny: a system for fine grain implicit par.. - Montelius, Haridi - 1997
3 Evaluating the impact of coherence protocols on parallel log.. - Costa, Bianchini et al. - 1996
Documents on the same site (http://www.cos.ufrj.br/~ines/publ.html): More
Performance of the Compiler-based Andorra-I System - Yang, Beaumont, Dutra.. (1993) (Correct)
VisAll: A new Tool to Visualise Parallel Execution of Logic .. - Fonseca, Costa, Dutra (Correct)
Parallelism in Logic Programming - Geyer, Vargas, Dutra (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC