C.P. Ravikumar Mukul R. Prasad Department of EE-Systems Department of EECS...  Home/Search
Context
Related
| berkeley.edu/~mukul/ee290...gprop.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: berkeley.edu/~mukul/ee290a/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We describe a power estimation tool that works at the register-transfer level of abstraction. Such a tool is useful when a transformational based approach is employed to minimize the energy and/or power dissipation in a digital system. Accurate power estimation techniques available in the literature for logic circuits described at gate level prove to be too expensive for data paths in terms of memory as well as execution time. Flattening a hierarchical netlist to gate level is by itself an... (Update)
Active bibliography (related documents): More All
0.2: Power Minimization in IC Design: Principles and Applications - Pedram (1996) (Correct)
0.2: An Indexed Bibliography of Genetic Algorithms in Electronics and.. - Alander (1999) (Correct)
0.2: An Indexed Bibliography of Genetic Algorithms - Papers of.. - Jarmo T. Alander (1999) (Correct)
Similar documents based on text: More All
0.3: An Efficient Statistical Method to Estimate Average Power in.. - Chen, Roy (Correct)
0.3: Efficient Statistical Approach to Estimate Power Considering.. - Chen, Roy, Chou (Correct)
0.3: Techniques for the Power Estimation of Sequential Logic.. - Monteiro, Devadas (1994) (Correct)
BibTeX entry: (Update)
@misc{ prasad-power,
author = "Ravikumar Mukul Prasad",
title = "Power Estimation from Hierarchical Netlists",
url = "citeseer.ist.psu.edu/499296.html" }
Citations (may not include all citations):209 Computer Science Press (context) - Even - 1979
158 Estimation of average switching activity in combinational an.. - Ghosh, Devadas et al. - 1992
98 Transition density: A new measure of activity in digital cir.. - Najm - 1993
65 Towards a HighLevel Power Estimation Capability - Najm - 1995
62 Probabilistic treatment of general combinational networks (context) - Parker, McCluskey - 1975
52 HYPER-LP:A system for power minimization using architectural.. (context) - Chandrakasan, Potkonjak et al. - 1992
40 Estimating power dissipation of VLSI signal processing chips.. (context) - Powell - 1990
39 Technology mapping for low power - Tiwari, Ashar et al. - 1993
38 Power estimation for high level synthesis (context) - Landman, Rabaey - 1993
36 Behavioral Level Power Estimation and Exploration - Mehra, Rabaey - 1994
34 Circuit-activity based logic synthesis for low power reliabl.. (context) - Roy, Prasad - 1993
34 Information theoretic measures of energy consumption at regi.. (context) - Marculescu, Marculescu et al. - 1995
29 Switching activity analysis considering spatiotemporal corre.. - Marculescu, Marculescu et al. - 1994
12 A cell-based power estimation in CMOS combinational circuits (context) - Lin, Liu et al. - 1994
5 Togaps : A testability oriented genetic algorithm for pipeli.. (context) - Ravikumar, Saxena - 1995
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC