See this document in CiteSeerX!

General-Purpose Architectures for Media Processing and Database Workloads  (Make Corrections)  
Parthasarathy Ranganathan Thesis General-Purpose Architectures For Media Processing And Database Applications...



  Home/Search   Context   Related

 
View or download:
uiuc.edu/~sadve/Th...ranganathan.phd.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  uiuc.edu/~sadve (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Workloads on general-purpose computing systems have changed dramatically over the past few years, with greater emphasis on emerging compute-intensive applications such as media processing and databases. However, until recently, most high performance computing studies have primarily focused on scientific and engineering workloads, potentially leading to designs not suitable for these emerging workloads. This dissertation addresses this limitation. Our key contributions include (i) the first... (Update)

Similar documents (at the sentence level):
17.6%:   Performance of Image and Video Processing with.. - Ranganathan, Adve.. (1999)   (Correct)
16.7%:   Performance of Database Workloads on Shared-Memory .. - Ranganathan.. (1998)   (Correct)
7.8%:   Reconfigurable Caches and their Application to Media.. - Ranganathan, Adve, Jouppi (2000)   (Correct)

Active bibliography (related documents):   More   All
0.9:   Architectural Techniques to Accelerate Multimedia Applications on.. - Talla (2001)   (Correct)
0.7:   Piranha: A Scalable Architecture Based on.. - Barroso.. (2000)   (Correct)
0.6:   Exploiting Instruction-Level Parallelism for Memory System.. - Pai (2000)   (Correct)

Similar documents based on text:   More   All
0.7:   An Evaluation of Memory Consistency Models for.. - Parthasarathy..   (Correct)
0.5:   The Relative Importance of Memory Latency, Bandwidth, and.. - Jouppi, Ranganathan (1997)   (Correct)
0.5:   The Impact of Exploiting Instruction-Level.. - Pai, Ranganathan.. (1999)   (Correct)

BibTeX entry:   (Update)

@misc{ thesis-generalpurpose,
  author = "Parthasarathy Ranganathan Thesis",
  title = "General-Purpose Architectures for Media Processing and Database Workloads",
  url = "citeseer.ist.psu.edu/499103.html" }
Citations (may not include all citations):
606   How to Make a Multiprocessor Computer That Correctly Execute.. (context) - Lamport - 1979
443   Improving Direct-Mapped Cache Performance by the Addition of.. - Jouppi - 1990
386   ATOM: A System for Building Customized Program Analys is Too.. (context) - Srivastava, Eustace - 1994
249   Tolerating Latency Through Software-Controlled Prefetching - Mowry, Gupta - 1991
249   Tolerating Latency through Software-controlled Data Prefetch.. - Mowry - 1994
190   Value Locality and Load Value Prediction - Lipasti, Wilkerson et al. - 1996
184   MPEG: A Video Compression Standard for Multimedia Applicatio.. (context) - Le Gall - 1991
147   Alternative Implementations of Two-level Adaptive Branch Pre.. - Yeh, Patt - 1992
145   Exceeding the Dataflow Limit via Value Prediction - Lipasti, Shen - 1996
139   The Predictability of Data Values - Sazeides, Smith - 1997
135   MMX Technology Extension to the Intel Architecture (context) - Peleg, Weiser - 1996
130   Memory Consistency and Event Ordering in Scalable 121 Shared.. (context) - Gharachorloo, Lenoski et al. - 1990
121   Continuous Profiling: Where Have All the Cycles Gone - Anderson, Berc et al. - 1997
107   Memory System Characterization of Commercial Workloads - Barroso, Gharachorloo et al. - 1998
106   Microprocessor User's Manual (context) - Technologies - 1996
101   The SPLASH-2 Programs: Characterization and Methodological C.. - Woo, Ohara et al. - 1995
100   Dynamic Instruction Reuse - Sodani, Sohi - 1997
92   Cooperative Shared Memory: Software and Hardware Support for.. - Hill, Larus et al. - 1993
91   The Impact of Architectural Trends on Operating System Perfo.. (context) - Rosenblum, Bugnion et al. - 1995
90   Selective Cache Ways: On-Demand Cache Resource Allocation - Albonesi - 1999
79   Intel Architecture Software Developer's Manual (context) - Corporation
73   CACTI: An Enhanced Cache Access and Cycle Time Model - Wilton, Jouppi - 1996
72   Performance Characterization of the Quad Pentium Pro SMP Usi.. - Keeton, Patterson et al. - 1998
70   Adaptive Cache Coherency for Detecting Migratory Shared Data - Cox, Fowler - 1993
68   How Multimedia Workloads Will Change Processor Design (context) - Diefendorff, Dubey - 1997
65   Studies of Windows NT Performance using Dynamic Execution Tr.. - Perl, Sites - 1996
61   Execution Characteristics of Desktop Applications on Windows.. - Lee, Crowley et al. - 1998
60   Smart Memories: A Modular Reconfigurable Architecture (context) - Mai, Paaske et al. - 2000
60   Impulse: Building a Smarter Memory Controller - Carter, Hsieh et al. - 1999
57   A Bandwidth-Efficient Architecture for Media Processing - Rixner, Dally et al. - 1998
54   Two Techniques to Enhance the Performance of Memory Consiste.. - Gharachorloo, Gupta et al.
54   Piranha: A Scalable Architecture Based on Single-Chip Multip.. - Barroso, Gharachorloo et al. - 2000
52   DBMSs on a Modern Processor: Where Does Time Go - Ailamaki, DeWitt et al. - 1999
52   Cache Consistency and Sequential Consistency (context) - Goodman
52   An Adaptive Cache Coherence Protocol Optimized for Migratory.. (context) - Stenstrom, Brorsson et al. - 1993
49   The Impact of Instruction Level Parallelism on Multiprocesso.. - Pai, Ranganathan et al. - 1997
47   An Analysis of Database Workload Performance on Simultaneous.. - Lo, Barroso et al. - 1998
46   Confidence Estimation for Speculation Control - Grunwald, Klauser et al. - 1998
45   Dynamic Self-Invalidation: Reducing Coherence Overhead in Sh.. - Lebeck, Wood - 1995
42   Lockup free Instruction FetchPrefetch Cache Organization (context) - Lockup, Fetch et al. - 1981
42   Hiding Memory Latency using Dynamic Scheduling in Shared-Mem.. (context) - Gharachorloo, Gupta et al. - 1992
41   An Introduction to Text-to-Speech Synthesis (context) - Dutoit - 1996
41   and Allan Porterfield (context) - Callahan, Kennedy - 1991
40   Performance Characterization of the Pentium Pro Processor (context) - Bhandarkar, Ding - 1997
39   An Empirical Analysis of Instruction Repetition (context) - Sodani, Sohi - 1998
38   An Evaluation of Memory Consistency Models for Shared-Memory.. - Pai, Ranganathan et al. - 1996
38   Evaluation of Design Alternatives for a Multiprocessor Micro.. (context) - Nayfeh, Hammond et al. - 1996
37   Standard Specification (context) - Performance, Benchmark et al. - 1995
37   Subword Parallelism with MAX - Lee - 1996
33   The Memory Performance of DSS Commercial Workloads in Shared.. - Trancoso, Larriba-Pey et al. - 1997
32   RSIM: An ExecutionDriven Simulator for ILP-Based Shared-Memo.. - Pai, Ranganathan et al.
31   Memory Bandwidth and Machine Balance in Current High Perform.. (context) - McCalpin - 1995
30   Media Processing: A New Design Target (context) - Lee, Smith - 1996
29   The Effect of Instruction Fetch Bandwidth on Value Predictio.. - Gabbay, Mendelson - 1998
26   Adapting Cache Line Size to Application Behavior - Veidenbaum, Tang et al. - 1999
26   The SPEC95 CPU Benchmark Suite (context) - Council - 1995
26   VIS Speeds New Media Processing (context) - Tremblay - 1996
25   Evaluation of Multithreaded Uniprocessors for Commercial App.. (context) - Eickemeyer, Johnson et al. - 1996
24   Evaluating MMX Technology Using DSP and Multimedia Applicati.. - Bhargava - 1998
23   Performance of an OLTP Application on Symmetry Multiprocesso.. (context) - Thakkar, Sweiger - 1990
23   The Future of Systems Research (context) - Hennessy - 1999
22   Simple Vector Microprocessors for Multimedia Applications - Lee, Stoodley - 1998
22   Dynamic IPCClock Rate Optimization - Dynamic, Rate et al. - 1998
22   CMOS Technology Scaling and Its Impact on Cache Delay (context) - McFarland - 1997
21   Design and Evaluation of Dynamic Access Ordering Hardware - McKee
19   The Visual Instruction Set (context) - Kohn - 1995
18   Dynamic Removal of Redundant Computations - Molina, Gonzalez et al. - 1999
17   An Evaluation of Fine-Grain Producer-Initiated Communication.. - Abdel-Shafi, Hall et al. - 1997
17   Contrasting Characteristics and Cache Performance of Technic.. (context) - Grizzaffi, Colette et al. - 1994
16   DSP Processors Hit the Mainstream (context) - Eyre, Bier - 1998
16   Exploiting a New Level of DLP in Multimedia Applications - Corbal, Valero et al. - 1999
15   Architectural Adaptation of Application-Specific Locality Op.. - Zhang, Dasdan et al.
14   Effective Cache Prefetching on Bus-Based Multiprocessors - Tullsen, Eggers - 1995
14   Quantifying Memory Bandwidth Limitations of Current and Futu.. (context) - Burger, Goodman et al. - 1996
13   The Impact of Exploiting Instruction-Level Parallelism on Sh.. - Pai, Ranganathan et al. - 1999
12   ApplicationSpecific Memory Management of Embedded Systems Us.. - Chiou, Jain et al. - 1999
12   Tutorial MPEGAudio Compression - Pan, MPEG et al. - 1995
12   Performance of Image and Video Processing with General-Purpo.. - Ranganathan, Adve et al. - 1999
11   Memory System Support for Image Processing - Zhang, Carter et al. - 1999
10   Real-time Parallel MPEG-2 Decoding in Software - Bilas - 1997
10   Detailed Characterization of a Quad Pentium Pro Server Runni.. - Cao, Trancoso et al. - 1999
10   AlphaServer 4100 performance characterization - Cvetanovic, Donaldson - 1996
10   The Interaction of Software Prefetching with ILP Processors .. - Ranganathan, Pai et al. - 1997
10   Impact of Chip-Level Integration on Performance of OLTP Work.. - Barroso, Gharachorloo et al. - 2000
10   Online Transaction Processing) Standard Specification (context) - Performance, Benchmark - 1990
9   High-Performance Image Processing Using Special-Purpose CPU .. (context) - Rice - 1996
9   Trends in Shared Memory Multiprocessing (context) - Stenstrom, Hagersten et al. - 1997
9   System Optimization for OLTP Workloads (context) - Armstrong - 1999
9   Performance Characterization of the Alpha 21164 microprocess.. - Cvetanovic, Bhandarkar - 1994
8   Architecture and Arithmetic for Multimedia Enhanced Processo.. - Zucker - 1997
8   An Automated Method for Software Controlled Cache Prefetchin.. - Zucker - 1998
8   Performance of Database Workloads on Shared-Memory Systems w.. - Ranganathan, Gharachorloo et al. - 1998
8   Using Speculative Retirement and Larger Instruction Windows .. - Ranganathan, Pai et al. - 1997
8   Recent Advances in Memory Consistency Models for Hardware Sh.. - Adve, Pai et al. - 1999
7   th Generation 64-bit PowerPC Compatible Commercial Processor.. (context) - Borkenhagen, Storino - 1999
7   A Compiler Algorithm that Reduces Read Latency in Ownership-.. (context) - Skeppstedt, Stenstrom - 1995
7   Digital Compression and Coding of Continuoustone Still Image.. (context) - IEC, ITU-T
6   A Reconfigurable Multifunction Computing Cache Architecture (context) - Kim, Somani et al.
5   Alpha Architecture Reference Manual (context) - Corporation - 1992
5   Lossy Speech Compression (context) - Degener - 1998
4   Technology Manual (context) - Devices - 1998
3   Multimedia Extensions for a 550MHz RISC Microprocessor (context) - Carlson - 1997
3   Exploiting Coarse-Grain Parallelism in the MPEG2 Algorithm - Iwata, Olukotun - 1999
3   Performance and Memory-Access Characterization of Data Minin.. - Bradford, Fortes - 1998
3   AltiVec Technology: Accelerating Media Processing Across the.. (context) - Phillip - 1998
3   Technology and the K6-2 Microprocessor (context) - Oberman, DNow - 1998
2   Assessing General-Purpose Processors for DSP Applications (context) - Eyre - 1998
2   Investigating the Use of Cache as a Local Memory - John, Reddy et al. - 1995
2   MPEG-4 Applications Document (context) - for, -- et al. - 1998
2   Trace-driven Performance Exploration of a PowerPC 601 OLTP W.. (context) - Moreno, Moudgill et al. - 1998
2   Adding a Vector Unit to a Superscalar Processor - Quintana, Corbal et al. - 1999
2   Multimedia Instruction Set Extensions for a Sixth-Generation.. (context) - Maher - 1996
2   MIPS Extension for Digital Media with 3D (context) - Killian - 1996
1   MIPSV ISA Extension Manual (context) - Corporation
1   Reconfigurable Caches and their Application to Media Process.. - Ranganathan, Adve et al. - 2000
1   The VIS Advantage: Benchmark Results Chart VIS Performance (context) - Microelectronics - 1996
1   Survey of the State of the Art in Human Language Technology (context) - Ronald, Cole - 1996
1   VaWiRAM: A Variable Width Random Access Memory Module - John - 1996
1   A Detailed Comparison of TPC-B Versus TPC-C (context) - Stets, Barroso et al. - 2000
1   Effectiveness of Off-Chip Caches for Commercial Applications (context) - Verghese, Barroso et al.
1   Motorola's AltiVec Technology - White Paper (context) - Fuller - 1998
1   A Trave-driven Analysis of Sharing Behavior in TPC-C (context) - Iyer, Janakiraman et al. - 1999
1   Multiprocessor DSP Architecture Races to Deliver (context) - Bursky - 1999

Documents on the same site (http://rsim.cs.uiuc.edu/~sadve):   More
Replacing Locks by Higher-Level Primitives - Adve, Cox, Dwarkadas, Zwaenepoel (1994)   (Correct)
The Impact of Instruction-Level Parallelism on Multiprocessor.. - Pai (1997)   (Correct)
The Interaction of Software Prefetching with ILP.. - Ranganathan, Pai.. (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC