Milos Prvulovic, María Jesús Garzar, Lawrence Rauchwerger, Josep Torrellas  Home/Search
Context Related
| uiuc.edu/iacomapapers/isca01.ps gatech.edu/~milos/...vulovic_isca01.pdf uiuc.edu/~garzaran/doc/isca01.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/papers (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Speculative thread-level parallelization is a promising way to speed up codes that compilers fail to parallelize. While several speculative parallelization schemes have been proposed for different machine sizes and types of codes, the results so far show that it is hard to deliver scalable speedups. Often, the problem is not true dependence violations, but sub-optimal architectural design. Consequently, we attempt to identify and eliminate major architectural bottlenecks that limit the... (Update)
Cited by: More
Hybrid Transactional Memory - Sanjeev Kumar Michael (Correct)
Tolerating Dependences Between Large Speculative.. - Christopher Colohan.. (Correct)
Hardware Support for Thread-Level Speculation - Steffan (2003) (Correct)
Active bibliography (related documents): More All
1.2: Software Logging under Speculative Parallelization - Garzaran, Prvulovic.. (Correct)
0.7: Tradeoffs in Buffering Speculative Memory State for .. - Garzaran.. (2005) (Correct)
0.7: A Unified Approach to Speculative Parallelization of.. - Zhang, Rauchwerger.. (1998) (Correct)
System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text: More All
0.7: Architectural Support for Parallel Reductions in.. - Garzaran.. (2001) (Correct)
0.6: Hardware for Speculative Parallelization in High-End.. - Zhang, Rauchwerger.. (1999) (Correct)
0.6: Architectural Support for Scalable Speculative.. - Cintra, Martinez.. (2000) (Correct)
Related documents from co-citation: More All
8568: Mar'ia Jes'us Garzar (context) - the, International et al. - 2000
4154: The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization .. - Rauchwerger, Padua - 1995
10: Architectural Support for Scalable Speculative Parallelization in Shared-Memory .. - Cintra, Martnez et al. - 2000
BibTeX entry: (Update)
M. Prvulovic, M. J. Garzaran, L. Rauchwerger, and J. Torrellas. "Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization." Intl. Symp. on Computer Architecture, pages http://citeseer.ist.psu.edu/498803.html More
@inproceedings{ prvulovicremoving,
author = "Milos Prvulovic and Mar\'{\i}a Jes\'us Garzar\'an and Lawrence Rauchwerger and Josep Torrellas",
title = "Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization",
pages = "204--215",
url = "citeseer.ist.psu.edu/498803.html" }
Citations (may not include all citations):357 The Directory-Based Cache Coherence Protocol for the DASH Mu.. (context) - Lenoski, Laudon et al. - 1990
269 Multiscalar Processors - Sohi, Breach et al. - 1995
217 The Perfect Club Benchmarks: Effective Performance Evaluatio.. - Berry - 1989
159 The LRPD Test: Speculative RunTime Parallelization of Loops .. - Rauchwerger, Padua
142 MINT: A Front End for Efficient Simulation of Shared-Memory .. - Veenstra, Fowler - 1994
79 Removing Architectural Bottlenecks to the Scalability of Spe.. - Prvulovic - 2000
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1998
72 A Dynamic Multithreading Processor - Akkary, Driscoll - 1998
72 Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Willey et al. - 1998
45 mp Scalable Shared Memory Multiprocessor (context) - Nowatzyk, Aybay et al.
44 Hardware for Speculative Run-Time Parallelization in Distrib.. - Zhang, Rauchwerger et al. - 1998
43 Advanced Program Restructuring for High-Performance Computer.. - Blume, Doallo et al. - 1996
38 A Scalable Approach to Thread-Level Speculation - Steffan, Colohan et al. - 2000
38 Architectural Support for Scalable Speculative Parallelizati.. - Cintra, nez et al. - 2000
30 Clustered Speculative Multithreaded Processors - Marcuello, Gonzalez
30 A Chip-Multiprocessor Architecture with Speculative Multithr.. - Krishnan, Torrellas - 1999
26 An Architecture for Mostly Functional Languages (context) - Knight - 1986
24 An Execution-Driven Framework for Fast and Accurate Simulati.. (context) - Krishnan, Torrellas - 1998
20 MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
15 Techniques for Speculative Run-Time Parallelization of Loops - Gupta, Nim
10 Special Issue on Multithreaded Architectures (context) - Tsai, Huang et al. - 1999
8 HPF-2 Scope of Activities and Motivating Applications (context) - Duff, Schreiber et al. - 1994
7 Low-Cost Thread-Level Data Dependence Speculation on Multipr.. - Rundberg, Stenstrom - 2000
5 University of Hawaii (context) - Barnes, hubble et al. - 1994
2 A Unified Approach to Speculative Parallelization of Loops i.. - Zhang, Rauchwerger et al. - 1998
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://iacoma.cs.uiuc.edu/papers.html): More
Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
An Efficient Algorithm for the Run-time Parallelization of .. - Chen, Torrellas, Yew (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC