Download:
|
by Michele Co, Kevin Skadron
Proceedings of the 2001 ISPASS, November, 2001, Tuscon, AZ
http://www.cs.virginia.edu/~skadron/Papers/contsw_bpred2001.ps
Add To MetaCart
Abstract:
This paper shows that context switching is not a significant factor to be considered when performing general branch prediction studies. Branch prediction allows for speculative execution by increasing available instruction level parallelism (ILP) and hiding the time required to resolve branch conditions. Accurate simulation of branch prediction is important because branch prediction strongly influences the behavior of processor structures. For this study, a timesharing framework was developed by modifying SimpleScalar's branch predictor simulator. A thorough characterization of the effects of branch predictor configuration, branch predictor area, and time slice length is provided. As further verification, branch predictor performance with and without flushing the predictor structures is compared. Experiments show that operating system context switches have little effect on branch prediction rate when using time slices representative of today's operating systems. Our findings show that this results from the fact that time slices are much larger than the training time required by the branch predictor structures. For all predictor configurations tested, the predictors train in under 128K instructions with or without flushing the branch predictor structures.
Citations
|
1253
|
The Simplescalar toolset, version 2.0
– Burger, Austin
- 1997
|
|
521
|
Combining branch predictors
– McFarling
- 1993
|
|
138
|
The Effect of Context Switches on Cache Performance
– Mogul, Borg
- 1991
|
|
95
|
The YAGS branch prediction scheme
– Eden, Mudge
- 1998
|
|
89
|
Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches
– Evers, Chang, et al.
|
|
63
|
Dynamic History-Length Fitting: A third level of adaptivity for branch prediction
– Juan, Sanjeevan, et al.
- 1998
|
|
42
|
An analysis of dynamic branch prediction schemes on system workloads
– Gloy, Young, et al.
- 1996
|
|
36
|
FLASH vs. (simulated) FLASH: Closing the simulation loop
– Gibson, Kunz, et al.
- 2000
|
|
23
|
The Relative Importance of Memory Latency, Bandwidth, and Branch Limits to Performance
– Jouppi, Ranganathan
- 1997
|
|
19
|
A system level perspective on branch architecture performance
– Calder, Grunwald, et al.
- 1995
|
|
13
|
DECchip 21064/21064A Alpha AXP Microprocessors: Hardware Reference Manual
– Semiconductor
- 1994
|
|
10
|
The Susceptibility of Programs to Context Switching
– Hwu, Conte
- 1994
|
|
7
|
Branch prediction in multi-threaded processors
– Gummaraju, Franklin
- 2000
|
|
6
|
SimpleScalar home
– Austin
- 1994
|
|
2
|
Solaris 7 reference manual collection. http://solaris.license.Virginia.EDU:8888/. dispadmin-c TS-g
– Microsystems
|