E. Clarke, S. German, Y. Lu, H. Veith, D. Wang  Home/Search
Context Related
| cmu.edu/~yuanlu/FMCAD00.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cmu.edu/~yuanlu/publication (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Hardware specifications in English are frequently ambiguous and often self-contradictory. We propose a new logic ESL which facilitates formal specification of hardware protocols. Our logic is closely related to LTL but can express all regular safety properties. We have developed a protocol synthesis methodology which generates Mealy machines from ESL specifications. The Mealy machines can be automatically translated into executable code either in Verilog or SMV. Our methodologyexploits... (Update)
Context of citations to this paper: More
...suitable. Shimizu et al. 12] describe a monitor based formal specification methodology for modular synchronous systems. Clarke et al. [7] describe a way to obtain executable protocol specification and describe algorithms that enable them to debug specifications. However,...
.... as its property specification language [Kur98] ESL, a language for executable protocol specification, is closely related to LTL [CGL 00]. Temporal e, a property specification language used in simulation, is also a linear time formalism [Mor99] Our first decision in...
Cited by: More
XFM: An Incremental Methodology for Developing Formal - Models Syed Mohammed (Correct)
A Theory of Consistency for Modular Synchronous Systems - Bryant, Chauhan, Clarke, Goel (2000) (Correct)
Deriving a Simulation Input Generator and a Coverage Metric.. - Shimizu, Dill (2002) (Correct)
Similar documents (at the sentence level):
63.7%: Executable Protocol Specification in ESL - Clarke, German, Lu, Veith, Wang (2000) (Correct)
Active bibliography (related documents): More All
0.3: Interval Temporal Logic - Cau, Moszkowski, Zedan (2002) (Correct)
0.3: Writing, Verifying, and Exploiting Formal Specifications for.. - Shimizu (2002) (Correct)
0.2: EPSL: Executable Protocol Specification Language - Edmund Clarke Yuan (Correct)
Similar documents based on text: More All
0.6: Compiling ARGOS into Boolean equations (Extended Abstract) - Maraninchi, Halbwachs (1996) (Correct)
0.5: Mealy Machines Are A Better Model Of Lexical Analyzers - Yang (1996) (Correct)
0.5: A One-Key Cryptosystem Based on a Finite Nonlinear Automaton - Gysin (Correct)
Related documents from co-citation: More All
3: Model Checking - Clarke, Grumberg et al. - 1994
3: Graph-based algorithms for boolean function manipulation - Bryant - 1986
2: Formal Verification of an IBM CoreConnect Processor Local Bus Arbiter Core (context) - Goel, Lee - 2000
BibTeX entry: (Update)
E. Clarke, Y. Lu, H. Veith, D. Wang, S. German. "Executable Protocol Specification in ESL." Formal Methods in Computer-Aided Design (FMCAD'00). 2000. http://citeseer.ist.psu.edu/article/clarke00executable.html More
@inproceedings{ clarke00executable,
author = "Edmund M. Clarke and Steven M. German and Yuan Lu and Helmut Veith and Dong Wang",
title = "Executable Protocol Specification in {ESL}",
booktitle = "Formal Methods in Computer-Aided Design",
pages = "197-216",
year = "2000",
url = "citeseer.ist.psu.edu/article/clarke00executable.html" }
Citations (may not include all citations):3972 Introduction to Algorithm (context) - Cormen, Leiserson et al. - 1990
828 Model Checking - Clarke, Grumberg et al. - 1999
603 Kluwer Academic Publishers (context) - McMillan, Checking - 1993
198 Trace Theory for Automatic Hierarchical Verification of Spee.. (context) - Dill - 1989
168 The temporal logic of actions - Lamport - 1994
142 Simple on-the-fly automatic verification of linear temporal .. - Gerth, Peled et al. - 1995
122 Synthesis of synchronization skeletons for branching time te.. (context) - Clarke, Emerson
121 Executing temporal logic programs - Moszkowski - 1986
119 Using branching time temporal logic to synthesize synchroniz.. (context) - Emerson, Clarke - 1982
119 Alternating-time temporal logic - Alur, Henzinger et al. - 1997
108 Introduction to the Theory of Computation (context) - Sipser - 1997
108 Reactive Modules - Alur, Henzinger - 1996
51 The Declarative Past and Imperative Future: Executable Tempo.. (context) - Gabbay - 1989
24 Monitor BasedFormal Specification of PCI - Shimizu, Dill et al. - 2000
20 FoCs - Automatic Generation of Simulation Checkers from Form.. - Abarbanel, Beer et al. - 2000
19 Verifying IP-Core based System-On-Chip Designs - Chauhan, Clarke et al. - 1999
13 Modeling Design Constraints and Biasing in Simulation Using .. - Yuan, Shultz et al. - 1999
11 PCI Local Bus Specification Rev (context) - Interest - 1998
11 An executable temporal logic to express safety properties an.. - Halbwachs, Fernandez et al. - 1993
8 Synthesis from Production-Based Specifications (context) - Seawright, Brewer - 1992
6 Synthesis of Controllers from Interval Temporal Logic Specif.. - Fujita, Kono - 1993
6 A Theory of Consistency for Modular Synchronous Systems - Bryant, Chauhan et al. - 2000
6 Design and Verification of Speculative Processors - Shen - 1998
5 Wolper: Synthesis of Communicating Processes from Temporal L.. (context) - Manna - 1984
http://radish.stanford.edu/pci
Documents on the same site (http://www.cs.cmu.edu/~yuanlu/publication.html): More
Verifying IP-Core based System-On-Chip Designs - Chauhan, Clarke, Lu, Wang (1999) (Correct)
Formal Analysis of Branch Prediction Algorithms - Somesh Jha Yuan (Correct)
Analysis of Composition Complexity, and How to Obtain.. - Jain, Dinos, Wegner, Lu (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC