(Enter summary)
Abstract: Inc., is a
commercially marketed product based on CVE, which includes Verilog
support as well.
RuleBase [Beer et al. 1996], developed at IBM, is an industry-oriented
model-checking tool built on SMV that provides a graphical user interface,
a temporal logic defined on top of CTL, support for VHDL and Verilog, and
debugging support. VIS [Brayton et al. 1996] integrates model checking
with other verification techniques such as combinational and sequential
equivalence checking. VIS accepts design ... (Update)
Cited by: More
Operating Systems on SoCs: A good idea? - Engel, Kuz, Petters, Ruocco
(Correct)
Models of Computation and Languages for Embedded System Design - Jantsch, Sander (2005)
(Correct)
Program Slicing for ATPG-Based Property Checking - Vivekananda Vedula Texas
(Correct)
Similar documents (at the sentence level):
61.9%: Copyright (C) 1998, 2000 by the Association for Computing.. - Permission To Make
(Correct)
39.9%: Formal Verification in Hardware Design: A Survey - Christoph Kern And (1999)
(Correct)
Active bibliography (related documents): More All
0.5: Closing the Gap Between ASIC and Custom: An ASIC Perspective - Chinnery, Keutzer (2000)
(Correct)
0.3: Mechanizing Verification of Arithmetic Circuits: SRT Division - Kapur, Subramaniam (1997)
(Correct)
0.3: Hierarchical Verification of the Implementation of the .. - Abdel-Hamid, Tahar.. (2001)
(Correct)
Similar documents based on text: More All
0.3: A Light-Weight Framework for Hardware Verification - Kern, Ono-Tesfaye, Greenstreet
(Correct)
0.2: Verifying a Self-Timed Divider - Ono-Tesfaye, Kern, Greenstreet
(Correct)
0.2: Efficient Self-Timed Interfaces for Crossing Clock Domains - Chakraborty, Greenstreet (2003)
(Correct)
Related documents from co-citation: More All
8: Model Checking
- Clarke, Grumberg et al. - 1994
8: ATM Solutions for Enterprise Internetworking (context) - Ginsburg - 1996
7: Fairisle: An ATM Network for the Local Area (context) - Leslie, McAuley - 1991
BibTeX entry: (Update)
C. Kern and M. Greenstreet, "Formal Verification in Hardware Design: A Survey", ACM Transactions on Design Automation of E. Systems, Vol. 4, pp. 123-193, April 1999. http://citeseer.ist.psu.edu/article/kern99formal.html More
@article{ kern99formal,
author = "Christoph Kern and Mark R. Greenstreet",
title = "Formal verification in hardware design: a survey",
journal = "ACM Transactions on Design Automation of Electronic Systems.",
volume = "4",
number = "2",
pages = "123--193",
year = "1999",
url = "citeseer.ist.psu.edu/article/kern99formal.html" }
Citations (may not include all citations):
478
The Stanford Dash multiprocessor (context) - LENOSKI, LAUDON et al. - 1992
51
Springer-Verlag (context) - in, Science
3
Verification of a subtractive radix-2 square root algorithm .. (context) - AND - 1995
1
Symbolic model checking (context) - Laxenburg, CLARKE et al. - 1994
1
A simple theorem prover based on symbolic trajectory evaluat.. (context) - in, Science et al. - 1995
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://profs.sci.univr.it/~fummi/spa/index.html):
Modeling Custom Hardware in VHDL - July Heiko Lehr (1999)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC