Abstract:
Fig. 4(a) shows the responses for the highpass and lowpass functions of the three-input single-output filter. Its bandpass responses are shown in Fig. 4(b). All the results are in good agreement with the theoretical predictions. In the same way, the responses for the HSPICE simulation of the single-input three-output universal filter in Fig. 1 are shown in Fig. 5, when it functions as highpass and lowpass modes. The simulated results for the CCII6-based single-input three-output universal filter of Fig. 2 are shown in Fig. 6. The simulated � � and are 159 kHz and 0.55 for circuit A, 159 kHz and 0.99 for circuit B, and 159 kHz and 1.77 for circuit C, respectively. As shown, the results also confirm the theoretical ones. As indicated in the previously published paper [22], the parasitic impedances of nonideal current conveyors also affect the frequency performance of the circuits. In this case, larger values of gI and qP and
Citations
|
239
|
Digital Integrated Circuits, A Design Perspective
– Rabaey
- 1996
|
|
151
|
Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas
– Sakurai, Newton
- 1990
|
|
122
|
Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits
– Veendrick
- 1984
|
|
67
|
CMOS circuit speed and buffer optimization
– Hedenstierna, Jeppson
- 1987
|
|
62
|
Approximation of wiring delay in MOSFET LSI
– Sakurai
- 1983
|
|
39
|
Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation
– O'Brien, Savarino
- 1989
|
|
35
|
Repeater Design to Reduce Delay and Power in Resistive Interconnect
– Adler, Friedman
- 1998
|
|
19
|
Performance Computation for Precharacterized CMOS gates with RC-loads
– Dartu, Pileggi
- 1996
|
|
17
|
Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices
– Bisdounis
- 1998
|
|
9
|
Estimation of Short-Circuit Power Dissipation for Static CMOS Gates
– Hirata, Onodera, et al.
- 1996
|
|
2
|
Modeling the “effective capacitance” for the ‚g interconnect of CMOS gates
– Qian, Pullela, et al.
- 1994
|
