(Enter summary)
Abstract: This paper describes a novel data structure and an algorithm
for processor self-scheduling in parallel discrete
event simulation. The presented data structure allows the
efficient scheduling of future computations, it facilitates
the inexpensive use of processor affinity information, it reduces
the contention on the scheduling queue, and it integrates
load balancing and locality management methods
into a single mechanism. We use the behavioral simulation
of a multiprocessor system to... (Update)
Active bibliography (related documents): More All
1.1: Parallel Simulations of Multiprocessors - Konas, Yew (1994)
(Correct)
0.1: Synchronous Parallel Discrete Event Simulation on Shared-Memory .. - Konas, Yew (1992)
(Correct)
0.1: Chief: A Simulation Environment for Studying Parallel Systems - Pavlos Konas (1994)
(Correct)
Similar documents based on text: More All
0.2: Improved Parallel Architectural Simulations on Shared-Memory.. - Konas, Yew (1994)
(Correct)
0.2: Parallel Discrete Event Simulation on Shared-Memory.. - Konas, Yew (1991)
(Correct)
0.1: Compiler Optimizations For Parallel Loops With Fine-Grained.. - Chen (1994)
(Correct)
BibTeX entry: (Update)
@inproceedings{ konas95processor,
author = "Pavlos Konas and Pen-Chung Yew",
title = "Processor Self-Scheduling in Parallel Discrete Event Simulation",
booktitle = "Winter Simulation Conference",
pages = "682-689",
year = "1995",
url = "citeseer.ist.psu.edu/45504.html" }
Citations (may not include all citations):
434
Parallel Discrete Event Simulation (context) - Fujimoto - 1990
17
Parallel Discrete Event Simulation on Shared-Memory Multipro..
- Konas, Yew - 1991
14
Scheduling for Locality in SharedMemory Multiprocessors (context) - Markatos - 1993
9
Operating System Support for High Performance Multiprocessin.. (context) - Anderson - 1991
2
Exploitation of Periodicity in Logic Simulation of Synchrono.. (context) - Razdan, Bischoff et al. - 1990
2
A Design Verification Methodology Based on Concurrent Simula.. (context) - Ulrich - 1983
1
A Generalized Hold Model (context) - Chou, Bruell et al. - 1993
1
Parallel Architectural Simulations on Shared-Memory Multipro.. (context) - the, -- - 1994
1
Table Lookup Techniques for Fast and Flexible Digital Logic .. (context) - Ulrich - 1980
1
Improvement of the Calendar Queue Algorithm (context) - Riboe - 1990
1
Parallel Logic Simulation: An Evaluation of Centralized-Time.. (context) - report, Telecommunication et al. - 1992
1
Issues in Shared-Memory Multiprocessor Scheduling: A Perform.. (context) - thesis, University et al. - 1990
Documents on the same site (http://www.cs.umn.edu/Research/Agassiz/agassiz_pubs.html): More
Write Buffer Design for Cache-Coherent Shared-Memory.. - Mounes-Toussi, Lilja (1995)
(Correct)
Reducing Cache Misses for CC-NUMA by Careful Page-Mapping - Jian Huang
(Correct)
An Evaluation of a Compiler Optimization for Improving.. - Mounes-Toussi, Lilja, Li (1994)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC