Haitham Akkary, Michael A. Driscoll  Home/Search
Context Related
Links: ACM DBLP | ncsu.edu/ericro/ece792/papers/dmt.ps uiuc.edu/CS497/SP7.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ncsu.edu/ericro/ece792/papers (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and executed speculatively on a simultaneous multithreading pipeline. Data prediction is used to alleviate dependency constraints and enable lookahead execution of the threads. A two-level hierarchy significantly enlarges the instruction window. Efficient selective recovery from the second level instruction window takes... (Update)
Cited by: More
Enhancing Software Reliability With Speculative Threads - And The Committee (Correct)
Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005) (Correct)
Hardware Support for Thread-Level Speculation - Steffan (2003) (Correct)
Active bibliography (related documents): More All
0.6: Increasing Effective IPC by Exploiting Distant.. - Martel, Ortega.. (1999) (Correct)
0.6: Quantifying the Benefits of SPECint Distant.. - Ortega, Martel.. (Correct)
0.2: Trace Processors: Exploiting Hierarchy And Speculation - Rotenberg (1999) (Correct)
Similar documents based on text: More All
0.5: A Code Transformation-Based Methodology for.. - Liveris, Zervas.. (2002) (Correct)
0.5: Checkpoint Processing and Recovery: - Towards Scalable Large (Correct)
0.3: Execution History Guided Instruction Prefetching - Zhang, Haga, Barua (2002) (Correct)
Related documents from co-citation: More All
54: Multiscalar processors - Sohi, Breach et al. - 1995
33: Trace processors - Rotenberg, Jacobson et al. - 1997
27: Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998
BibTeX entry: (Update)
H. Akkary and M.A. Driscoll, "A Dynamic Multithreading Processor", in Proc. 31st. Ann. Int. Symp. on Microarchitecture, 11 http://citeseer.ist.psu.edu/438307.html More
@inproceedings{ akkary98dynamic,
author = "Haitham Akkary and Michael A. Driscoll",
title = "A dynamic multithreading processor",
booktitle = "Proceedings of the 31st Annual International Symposium on Microarchitecture",
month = "30~November--2~December",
publisher = "ACM Press",
address = "Dallas, TX, USA",
pages = "226--236",
year = "1998",
url = "citeseer.ist.psu.edu/438307.html" }
Citations (may not include all citations):251 Simultaneous Multithreading: Maximizing On-chip Parallelism - Tullsen, Eggers et al. - 1995 DBLP
214 Combining Branch Predictors - McFarling - 1993
77 The Potential for Using Thread-Level Data Speculation to Fac.. - Steffan, Mowry - 1998
67 ARB: A Hardware Mechanism for Dynamic Reordering of Memory R.. - Franklin, Sohi - 1996 DBLP
59 The Microarchitecture of Superscalar Processors - Smith, Sohi - 1995
50 Computer Architecture News (context) - Burger, Austin et al. - 1997
39 The Multiscalar Architecture - Franklin ACM
26 Speculative Multithreaded Processors - Marcuello, Gonzlez et al. - 1998
7 ith. Complexity-Effective Superscalar Processors. The 24 th .. (context) - Palacharla, Jouppi et al. - 1997
6 ith. Trace Processors. The 30 th International Symposium on .. (context) - Rotenberg, Jacobson et al. - 1997
4 nd Annual International Symposium on Computer Architecture (context) - Sohi, Breach et al. - 1995
1 Technical Report PSU-ECE (context) - Akkary, Multithreading et al. - 1998
1 Value Locality and Data Prediction (context) - Lipasti, Wilkerson et al. - 1996
1 th Annual International Symposium on Computer Architecture (context) - Sodani, Sohi et al. - 1997
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.tinker.ncsu.edu/ericro/ece792/papers.html):
Trace Processors - Rotenberg, Jacobson, Sazeides, Smith (1997) (Correct)
Trace Cache: a Low Latency Approach to High Bandwidth.. - Rotenberg (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC