Download:
|
by Joan Carletta, Mehrdad Nourani, Christos Papachristou
in Proceedings of the Design Automation and Test in Europe Conference
http://www.utdallas.edu/~nourani/Research/papers/date99.ps
Add To MetaCart
Abstract:
This work facilitates the testing of datapath-controller pairs in an integrated fashion, with datapath and controller tested together in a single test session. Such an approach requires less test overhead than an approach that isolates datapath and controller from each other during test. The ability to do an integrated test is especially important when testing core-based embedded systems. The key to the approach is a careful examination of the relationship between techniques for controller synthesis and the types of gate level controller faults that can occur. A method for controller synthesis is outlined that results in a fully testable controller, so that full fault coverage of the controller can be achieved without any need for isolation during test.
Citations
|
259
|
High-Level Synthesis: Introduction to Chip and System Design
– Gajski, Dutt, et al.
- 1992
|
|
19
|
Test Synthesis in the Behavioral Domain
– Papachristou, Carletta
- 1995
|
|
17
|
Safe BDD minimization using don’t cares
– Hong, Beerel, et al.
- 1997
|
|
15
|
A scheme for integrated controller-datapath fault testing
– Nourani, Carletta, et al.
- 1997
|
|
12
|
A Controller-Based Design-for-Testability Technique for Controller-Datapath Circuits
– Dey, Gangaram, et al.
- 1995
|
|
11
|
Control Optimization in High-Level Synthesis Using Behavioral Don’t Cares
– Bergamaschi, Lobo, et al.
- 1992
|
|
8
|
Controller Optimization for Protocol Intensive Applications
– Crews, Brewer
- 1996
|
|
8
|
Synthesis for Testability of Large Complexity Controllers
– Fummi, Sciuto, et al.
- 1995
|
|
7
|
User Manuals for GENTEST S 2.0
– AT&T
- 1993
|
|
5
|
Don't Cares in Synthesis: Theoretical Pitfalls and Practical Solutions
– Brand, Bergamaschi, et al.
- 1995
|
|
5
|
Fast Controllers for Data Dominated Applications
– Hertwig, Wunderlich
- 1997
|
|
2
|
Redundancies and Don't Cares in Sequential Logic Synthesis
– Devadas, Ma, et al.
- 1990
|
|
1
|
SYNTEST: AnEnvironment for System-LevelDesign for Test
– Harmanani, Papachristou, et al.
- 1992
|
