Download:
|
by Dean M. Tullsen, Jack L. Lo, Susan J. Eggers, Henry M. Levy
In Proceedings of the Fifth International Symposium on High-Performance Computer Architecture
http://www-cse.ucsd.edu/users/tullsen/HPCA5synch.ps
Add To MetaCart
Abstract:
This paper proposes and evaluates new synchronization schemes for a simultaneous multithreaded processor. We present a scalable mechanism that permits threads to cheaply synchronize within the processor, with blocked threads consuming no processor resources. We also introduce the concept of lock release prediction, which gains an additional improvement of 40%. Overall, we show that these improvements in synchronization cost enable parallelization of code that could not be effectively parallelized using traditional techniques. 1.
Citations
|
539
|
Simultaneous multithreading: Maximizing onchip parallelism
– Tullsen, Eggers, et al.
- 1995
|
|
359
|
The Tera Computer System
– Alverson, Callahan, et al.
- 1990
|
|
261
|
A methodology for implementing highly concurrent data objects
– Herlihy
- 1993
|
|
261
|
Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
– Tullsen, Eggers, et al.
- 1996
|
|
103
|
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
– Lo, Emer, et al.
- 1997
|
|
101
|
Sparcle: An evolutionary processor design for large-scale multiprocessors
– Agarwal, Kubiatowicz, et al.
- 1993
|
|
45
|
An evaluation of memory consistency models for shared-memory systems with ilp processors
– Pai, Ranganathan, et al.
- 1996
|
|
28
|
Tuning compiler optimizations for simultaneous multithreading
– Lo, Eggers, et al.
- 1997
|
|
17
|
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
– Keckler, Dally, et al.
- 1998
|
|
2
|
Efficient synchronizatin for multithreaded processors
– Bradford, Abraham
- 1998
|