Sunil Kim, Alexander V. Veidenbaum  Home/Search
Context
Related
| uci.edu/pub/alexv/Papers/PC99.ps.gz uci.edu/~alexv/Papers/PC99.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uci.edu/~alexv/pubs99 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Interconnection network organization has a significant impact on multiprocessor system performance. However, detailed and comprehensive studies of the performance and the effect of different organizations are virtually non-existent. In this study, three interconnection network organizations are evaluated as part of a cache-based shared memory multiprocessor system: tori, multistage and single-stage shuffle-exchange networks. A system size is limited to 256 or fewer processors, a range... (Update)
Similar documents (at the sentence level):
5.8%: Interconnection Networks And Data Prefetching For Large-Scale.. - Kim (1995) (Correct)
5.0%: The Effect of Limited Network Bandwidth and its Utilization.. - Kim, Veidenbaum (Correct)
Active bibliography (related documents): More All
0.6: On Shortest Path Routing in Single Stage Shuffle-Exchange.. - Kim, Veidenbaum (1995) (Correct)
0.4: The Impact of Wiring Constraints on Hierarchical Network.. - Hsu, Yew (1992) (Correct)
0.4: Performance Evaluation of Wire-limited Hierarchical Networks - Hsu, Yew (1992) (Correct)
Similar documents based on text: More All
0.1: Stride-directed Prefetching for Secondary Caches - Kim, Veidenbaum (1997) (Correct)
0.1: Second-level Cache Organization for Data Prefetching - Kim, Veidenbaum (Correct)
0.1: Instruction Cache Prefetching Using Multilevel Branch Prediction - Veidenbaum (1997) (Correct)
BibTeX entry: (Update)
@article{ kim99interconnection,
author = "Sunil Kim and Alexander V. Veidenbaum",
title = "Interconnection network organization and its impact on performance and cost in shared memory multiprocessors",
journal = "Parallel Computing",
volume = "25",
number = "3",
pages = "283--309",
year = "1999",
url = "citeseer.ist.psu.edu/398893.html" }
Citations (may not include all citations):223 Virtual cut-through: A new computer communication switching .. (context) - Kermani, Kleinrock - 1979
217 NASA Ames Research Center (context) - Bailey, Simon et al. - 1991
165 Memory access buffering in multiprocessors (context) - Dubois, Briggs - 1986
164 The network architecture of the connection machine CM - Leiserson - 1992
129 cube interconnection networks (context) - Dally, of - 1990
116 Input versus output queueing on a space-division packet swit.. (context) - Karol, Hluchyj et al. - 1987
109 Comparative evaluation of latency reducing and tolerating te.. - Gupta, Hennessy et al. - 1991
101 IEEE Transactions on Parallel and Distributed Systems (context) - Agarwal, interconnection - 1991
90 The SP1 high-performance switch (context) - Stunkel, Shea et al. - 1994
71 Supercomputer performance evaluation and the perfect benchma.. - Cybenko, Kipp et al. - 1990
46 Analysis and simulation of buffered delta networks (context) - Dias, Jump - 1981
33 Cedar - a large scale multiprocessor (context) - Gajski, Kuck et al. - 1983
31 A compiler-assisted cache coherence solution for multiproces.. (context) - Veidenbaum - 1986
31 Architecture and implementation of Vulcan (context) - Stunkel, Shea et al. - 1994
18 Performance enhancement in buffered delta networks using cro.. (context) - Kumar, Jump - 1984
15 A shared memory MPP from Cray research (context) - Koeninger, Furtney et al. - 1994
14 Analysis of message switching with shuffle-exchanges in mult.. (context) - Lawrie, Padua - 1980
10 Accurate modeling of interconnection networks in vector supe.. (context) - Smith, Taylor - 1991
10 Constraint based evaluation of multicomputer networks (context) - Abraham, Padmanabhan - 1990
9 Cache Design and Performance in a Large-Scale Shared-Memory .. (context) - Chen - 1993
8 Interconnection networks using shuffles (context) - Chen, Lawrie et al. - 1981
7 Comparison and analysis of software and directory coherence .. (context) - Chen, Veidenbaum - 1991
6 Pin limitations and partitioning of VLSI interconnection net.. (context) - Franklin, Wann et al. - 1982
6 Performance of a shared-memory system in a vector multiproce.. (context) - Turner, Veidenbaum - 1988
5 Intel Paragon XP/S - architecture (context) - Berrendorf, Burg et al. - 1994
5 Issues in the Architecture of Direct Interconnection Schemes.. (context) - Abraham - 1990
4 Design and analysis of even-sized binary shuffle-exchange ne.. (context) - Padmanabhan - 1991
3 Performance of packet switching in buffered single-stage shu.. (context) - Chen, Yew et al. - 1982
3 Deterministic and Chaotic Adaptive Routing in Multicomputers (context) - Konstantinidou - 1991
3 the tradeoff between node degree and communication channel w.. (context) - Padmanabhan - 1991
2 Metro: A router architecture for high-performance (context) - DeHone, Chong et al. - 1994
2 Alternative packages emerge for processors (context) - Gwennap - 1993
2 On shortest path routing in single stage shuffle-exchange ne.. - Kim, Veidenbaum - 1995
2 Performance analysis of clocked-regulated queues with output.. (context) - Percus, Dickey - 1992
2 Theoretical aspects of VLSI pin limitation (context) - Cyper - 1993
Documents on the same site (http://www.ics.uci.edu/~alexv/pubs99.html): More
An Integrated Hardware/Software Data Prefetching Scheme for .. - Gornish, Veidenbaum (1994) (Correct)
Second-level Cache Organization for Data Prefetching - Kim, Veidenbaum (Correct)
On Shortest Path Routing in Single Stage Shuffle-Exchange.. - Kim, Veidenbaum (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC