Download:
by Manish Goel, Naresh R. Shanbhag
in Proc. of ICASSP
http://www.icims.csl.uiuc.edu/~shanbhag/vips/publications/Manish_icassp99.pdf
Add To MetaCart
Abstract:
Presented in this paper are energy-optimum reconfiguration strategies for channel codecs. These strategies are derived by solving an optimization problem, which has energy consumption as the objective function and a constraint on the bit error-rate ( ¢¡¤£). Energy consumption models for a reconfigurable Reed-Solomon (RS) codec are derived via gate-level simulation of the finite field arith-metic modules. These energy models along with the ¢¡¤£
Citations
|
298
|
Theory and Practice of Error Control Codes
– Blahut
- 1983
|
|
58
|
Algorithm transformation techniques for concurrent processors
– Parhi
- 1989
|
|
40
|
Statistical estimation of the switching activity
– Xakellis, Najm
- 1994
|
|
9
|
Efficient semisystolic architectures for finite-field arithmetic
– Jain, Song, et al.
- 1998
|
|
9
|
Architecture for Low Complexity Rate-Adaptive Reed-Solomon Encoder
– Hasan, Bhargava
- 1995
|
|
6
|
Low-power equalizers for 51.84 Mb/s very high-speed digital subscriber loop (VDSL) modems
– Goel, Shanbhag
- 1998
|
|
4
|
Dynamic Algorithm Transformations (DAT) for Low-Power Adaptive Signal Processing
– Goel, Shanbhag
- 1997
|
|
4
|
A new scalable VLSI architecture for Reed-Solomon decoders
– Wilhelm
- 1999
|
|
3
|
A cellular structure for a versatile Reed-Solomon decoder
– Shayan, Le-Ngoc
- 1997
|
|
2
|
A gate-array based programmable Reed-Solomon codec
– Le-Ngoc, Vo, et al.
- 1990
|
|
1
|
et al., “Minimizing power using transformations
– Chandrakasan
- 1995
|
|
1
|
Low power/high speed design of a Reed Solomon decoder
– Raghupathy, Liu
- 1997
|