David J. Lilja  Home/Search
Context
Related
| umn.edu/general/Re...UMSI_2000133.ps.Z umn.edu/papers/sthreadguess.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umn.edu/general/Reports/2000 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Fundamental physical limits are being encountered in the design of integrated circuits that will limit future increases in processor clock rates. As a result, computer architects are developing aggressive new mechanisms to execute instructions speculatively, that is, before it is known whether or not they should actually be executed, and even before the input values needed by the instructions have been computed. Our speculative multithreading execution model combines compiler-directed... (Update)
Active bibliography (related documents): More All
0.5: An Efficient Strategy for Developing a Simulator for a Novel.. - Jian Huang (1998) (Correct)
0.4: The Superthreaded Multiprocessor: The Instruction Set Architecture .. - Amlo (1999) (Correct)
0.3: Software Logging under Speculative Parallelization - Garzaran, Prvulovic.. (Correct)
Similar documents based on text: More All
0.4: Performance of Two-Dimensional Data Models for I/O Limited.. - Gorbatenko, Lilja (2002) (Correct)
0.3: A General Compiler Framework for Speculative Multithreading - Bhowmik, Franklin (2002) (Correct)
0.2: Optimizing the Cache Performance of Non-Numeric Applications - Chi-Keung Luk For (Correct)
BibTeX entry: (Update)
@misc{ lilja-when,
author = "David J. Lilja",
title = "When All Else Fails, Guess: The Use of Speculative Multithreading for High-Performance
Computing",
url = "citeseer.ist.psu.edu/387431.html" }
Citations (may not include all citations):376 The cache performance and optimizations of blocked algorithm.. (context) - Lam, Rothberg et al. - 1991
367 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
358 The Tera computer system - Alverson, Callahan et al. - 1990
296 Free Software Foundation (context) - Stallman, Porting et al. - 1995
269 Multiscalar processors - Sohi, Breach et al. - 1995
251 Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
191 The MIT Alewife machine: A large-scale distributed-memory mu.. - Agarwal, Chaiken et al. - 1991
159 The LRPD test: Speculative run-time parallelization of loops.. - Rauchwerger, Padua - 1995
151 Baring it all to software: Raw machines - Waingold - 1997
124 Tile size selection using cache organization and data layout - Coleman, McKinley - 1995
107 Memory system characterization of commercial workloads - Barroso, Gharachorloo et al. - 1998
67 An elementary processor architecture with simultaneous instr.. (context) - Hirata, Kimura et al. - 1992
67 Contrasting characteristics and cache performance of technic.. (context) - Maynard, Donnelly et al. - 1994
44 The privatizing doall test: A run-time technique for doall l.. - Rauchwerger, Padua - 1994
39 Characterization of Alpha AXP performance using TP and SPEC .. (context) - Cvetanovic, Bhandarkar - 1994
33 Memory performance of DSS commercial workloads in sharedmemo.. - Trancoso, Larriba-Pey et al. - 1997
32 A variable instruction stream extension to the VLIW architec.. (context) - Wolfe, Shen - 1991
26 Run-time methods for parallelizing partially parallel loops - Rauchwerger, Amato et al. - 1995
25 am J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurev.. - Fillo, Keckler - 1995
25 Single-program speculative multithreading (SPSM) architectur.. (context) - Dubey, O'Brien et al. - 1995
24 Integrating scalar optimization and parallelization (context) - Tjiang, Wolf et al. - 1991
23 Performance measurements on HEP --- a pipelined MIMD compute.. (context) - Jordan - 1983
22 The Horizon supercomputing system: Architecture and software (context) - Kuehn, Smith - 1988
22 The superthreaded processor architecture - Tsai, Huang et al. - 1999
19 Coarse-grained speculative execution in shared-memory multip.. - Kazi, Lilja - 1998
13 The superthreaded architecture: Thread pipelining with run-t.. (context) - Tsai, Yew - 1996
10 Designing the Agassiz compiler for concurrent multithreaded .. - Zheng, Tsai et al. - 1999
10 Architecture of the Atlas chip-multiprocessor: Dynamically p.. - Codrescu, Wills - 1999
10 High-level information: An approach for integrating front-en.. - Cho, Tsai et al. - 1998
9 Measuring Computer Performance: A Practitioner 's Guide (context) - Lilja - 2000
9 Trends in shared-memory multiprocessing (context) - Stenstrom, Hagersten et al. - 1997
8 An efficient strategy for developing a simulator for a novel.. - Huang, Lilja - 1998
6 JavaSpMT: A speculative thread pipelining parallelization mo.. - Kazi, Lilja - 2000
5 When caches are not enough: Data prefetching techniques (context) - VanderWiel, Lilja - 1997
2 Integrating parallelizing compilation technology and process.. (context) - Tsai, Jiang et al. - 1998
1 Commercial workload performance in the IBM POWER2 RISC Syste.. (context) - Franklin, Alexander et al. - 1994
1 Task selection for the multiscalar architecture (context) - Vijaykumar, Sohi - 1999
1 The SimpleSclar tool set, version 2.0 (context) - Burger, Austin - 1997
Documents on the same site (http://www.msi.umn.edu/general/Reports/2000.html): More
Statistical Mechanics of Membranes: Freezing, Undulations.. - Gompper, Kroll (2000) (Correct)
Compiler-Assisted Sub-block Reuse - Huang, Lilja (2000) (Correct)
Effect of Branching on the Fluid Phase Behavior of Alkane.. - Potoff, Siepmann (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC