E Özer  Home/Search
Context
Related
| ncsu.edu/~eozer/vsst.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ncsu.edu/~eozer/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, Simultaneous Static Multithreading (SST) is proposed for VLIW/EPIC processors. SST integrates a multithreading support into a VLIW/EPIC processor to hide run-time latency effects that cannot be determined by the compiler. Also, it proposes a hardware technique called operation welding that combines operations from different threads into the issue buffer in a cycle, provided there is no unpredictable events such as a cache miss. Threads (acyclic regions) are speculatively... (Update)
Similar documents (at the sentence level):
7.7%: Weld: A Multithreading Technique Towards Latency-tolerant.. - Özer, Conte, Sharma (Correct)
Active bibliography (related documents): More All
0.3: Exploiting Thread-Level Parallelism On . . . - Lo (1998) (Correct)
0.2: Superscalar Performance in a Multithreaded Microprocessor - Gunther (1993) (Correct)
0.2: The Superthreaded Architecture: Thread Pipelining with Run-time.. - Tsai, Yew (1996) (Correct)
Similar documents based on text: More All
1.2: Dual-thread Weld: A Technique for Latency Tolerance in.. - Özer, Toburen, Conte (Correct)
0.5: Code Size Efficiency in Global Scheduling for VLIW/EPIC Style.. - Zhou, Conte (Correct)
0.3: Expansion Caches For Superscalar Processors - John Johnson June (1994) (Correct)
BibTeX entry: (Update)
@misc{ zer-simultaneous,
author = "E Özer",
title = "Simultaneous Static Threading for VLIW/EPIC Processors",
url = "citeseer.ist.psu.edu/379228.html" }
Citations (may not include all citations):269 Multiscalar Processors - Sohi, Breach et al. - 1995
251 Simultaneous Multithreading: Maximizing On--chip Parallelism - Tullsen, Eggers et al. - 1995
212 APRIL: A Processor Architecture for Multiprocessing - Agarwal, Lim et al. - 1990
72 A Dynamic Multithreading Processor - Akkary, Driscoll - 1998
70 The Superthreaded Architecture: Thread Pipelining with Run-t.. - Tsai, Yew - 1996
67 An Elementary Processor Architecture with Simultaneous Instr.. (context) - Hirata, Kimura et al. - 1992
55 Exploring the Benefits of Multiple Hardware Contexts in a Mu.. (context) - Weber, Gupta - 1989
53 Processor Coupling: Integrating Compile Time and Runtime Sch.. - Keckler, Dally - 1992
45 Threaded Multiple Path Execution - Wallace, Calder et al. - 1998
40 Interleaving: A Multithreading Technique Targeting Multiproc.. - Laudon, Gupta et al. - 1994
32 A Variable Instruction Stream Extension to the VLIW Architec.. (context) - Wolfe, Shen - 1991
31 A Pipelined Shared Resource MIMD Computer (context) - Smith - 1978
30 Clustered Speculative Multithreaded Processors - Marcuello, Gonz'alez - 1999
25 The M-Machine Multicomputer - Fillo, Keckler et al. - 1995
25 Single-Program Speculative Multithreading (SPSM) Architectur.. (context) - Dubey, O'Brien et al. - 1995
20 A Benchmark Evaluation of a Multithreaded RISC Processor Arc.. (context) - Prasadh, Wu - 1991
18 The Concurrent Execution of Multiple Instruction Streams on .. (context) - Daddis, Torng - 1991
15 Strategies for Achieving Improved Processor Throughput - Farrens, Pleszkun - 1991
Documents on the same site (http://www4.ncsu.edu/~eozer/):
A Fast Interrupt Handling Scheme for VLIW Processors - Özer, Sathaye, Menezes.. (1998) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC