MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  1 Mapping of Neural Networks onto the Memory-Processor Integrated Architecture

Download:
Download as a PDF | Download as a PS
by Youngsik Kim, Mi--jung Noh, Tack--don Han, Shin--dug Kim
http://comsci.yonsei.ac.kr/phd/yskim/paper/nn98.ps
Add To MetaCart

Abstract:

National University.

Citations

389 Introduction To Parallel Computing: Design And Analysis – Kumar, Grama, et al. - 1994
46 EXECUBE - a new architecture for scalable MPPs – Kogge - 1994
32 Processing in memory: the terasys massively parallel PIM array – Gokhale, Holmes, et al. - 1995
29 Computational RAM: a memory-SIMD hybrid and its application to DSP – Elliott, Snelgrove, et al. - 1992
21 Mapping Neural Networks onto Message-Passing Multicomputers – Ghosh, Hwang - 1989
18 Implementations of Artificial neural networks on the Connection Machine – Singer - 1990
16 A scalable parallel formulation of the backpropagation algorithm for hypercubes and related architectures – Kumar, Shekhar, et al. - 1994
15 A unified systolic architecture for artificial neural networks – Kung, Hwang - 1989
14 Algorithmic mapping of neural network models onto parallel SIMD machines – Lin, Prasanna, et al. - 1991
13 Using and designing massively parallel computers for artificial neural networks – Nordstr-om, Svensson - 1992
7 Efficient mapping of neural networks on multicomputers – Wah, Chu - 1990
5 A Multimedia 32b RISC Microprocessor with 16Mb DRAM – al - 1996
4 Parallel Implementations of Neural Network Simulations – Petrowski, Personnaz, et al. - 1989
4 Execution of neural network algorithms on an array of bit-serial processors – Svensson, Nordstr-om - 1990
3 Algorithmic mapping of feedforward neural networks onto multiple bus systems – El-Amawy, Kulasinghe - 1997
3 A 10Mb frame buffer memory with Z--compare and A--blend units – Inoue, Nakamura, et al. - 1995
3 A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM – al - 1994
2 Mapping of Neural Networks onto the Memory-Processor Integrated Architecture 27 – Malluhi, Bayoumi - 1995
2 A performance model for multilayer neural networks in linear arrays – Naylor - 1994
1 Mapping of Neural Networks onto the Memory-Processor Integrated Architecture 26 – al - 1996
View or Download | Add to My Collection | Correct Errors