Avi Mendelson and Freddy Gabbay Department of Electrical Engineering Technion ...  Home/Search
Context
Related
| ee.technion.ac.il/~fredg...paper1.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ee.technion.ac.il/~fredg/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper introduces the notion of "Seance communication" in shared memory systems and presents an enhancement to existing cache coherent protocols that improve their performance by reducing the overhead caused by this phenomenon. Seance communication is an unnecessary coherent related activity which is caused when a processor invalidates or updates dead information in other caches. The main reason for this phenomenon is the inability of the system to flush cache information as soon as it is... (Update)
Active bibliography (related documents): More All
0.9: The Effect of "Seance Communication" on Multiprocessing Systems - Avi Mendelson And (Correct)
0.4: Smart: An Advanced Shared-Memory Simulator - Towards a.. - Freddy Gabbay (Correct)
0.1: RATCHET: Real-time Address Trace Compression Hardware for.. - Colleen Schieber And (1994) (Correct)
Similar documents based on text: More All
0.2: Can Program Profiling Support Value Prediction? - Freddy Gabbay And (1997) (Correct)
0.1: The Effect of Instruction Fetch Bandwidth on Value Prediction - Gabbay, Mendelson (1998) (Correct)
0.1: Improving Achievable ILP through Value Prediction and.. - Freddy Gabbay Department (1998) (Correct)
BibTeX entry: (Update)
@misc{ and-enhancement,
author = "Avi Mendelson And",
title = "The "T" Enhancement of Cache Coherent Protocols",
url = "citeseer.ist.psu.edu/365516.html" }
Citations (may not include all citations):113 Directory-based cache coherence in large-scale multiprocesso.. (context) - Chaiken, Fields et al. - 1990
94 The Effect of Context Switches on Cache Performance (context) - Mogul, Borg - 1991
61 The Effect of Sharing on the Cache and Bus performance for P.. (context) - Eggers, Katz - 1989
29 Analysis of Cache replacement Algorithms (context) - Puzak - 1985
23 A Class of Compatible Cache Consistency Protocols and their .. (context) - Sweazey, Smith - 1986
22 Footprints in the Cache (context) - Thiebaut, Stone - 1987
13 Modeling Live and Dead lines in cache memory systems (context) - Mendelson, Thiebaut et al. - 1993
9 BACH: BYU Address collection Hardware, The collection of com.. - Flanagan, Nelson et al. - 1992
3 Evaluating the Performance of Four Cache Coherence Protocols (context) - Eggers, Katz - 1989
2 Modeling of Live Lines and True Sharing in Multi-cache Memor.. (context) - Mendelson, Thiebaut et al. - 1990
1 Using a Multiprocessor Simulation Model (context) - Archibald, Baer et al. - 1986
Documents on the same site (http://www-ee.technion.ac.il/~fredg/): More
The Effect of Instruction Fetch Bandwidth on Value Prediction - Gabbay, Mendelson (1998) (Correct)
Smart: An Advanced Shared-Memory Simulator - Towards a.. - Freddy Gabbay (Correct)
Improving Achievable ILP through Value Prediction and.. - Freddy Gabbay Department (1998) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC